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ABSTRACT
Embedded systems have become an integral part of the systems we use today. These types
of systems are constrained by both stringent time requirements and limited resource availability.
Traditionally, high-integrity embedded systems operated on well understood hardware
platforms. The emergence of inexpensive FPGAs (Field Programmable Gate Arrays) and ASICs
(Application Specific Integrated Circuits) as operational platforms for embedded software, has
resulted in the system developer having to verify both the hardware and the software
components. The stringent processes used over the system development lifecycle have to be
augmented to account for this paradigm shift. One possible approach is to create a homogenous
formal model that accounts for both the hardware and the software components of the system.
This thesis focuses on making a contribution to the extraction of formal models from the VHDL
specification of the operational platform.
The research underlying this thesis was driven by the goals of: a) augmenting the system
developer's verification and validation toolbox with a powerful yet easy-to-use tool; b)
developing a tool that is modular, extensible, and adaptable to changing customer requirements;
c) providing a transparent transformation process, which can be leveraged by both academia and
industry. The thesis discusses in detail, the design and development of the VAT tool, that
transforms VHDL specifications into finite state machines. It discusses the use of model
checking on the extracted formal model and presents a visualization technique that enables
manual inspection of the formal model.
Thesis Supervisor: I. Kristina Lundqvist
Title: Charles S. Draper Assistant Professor of Aeronautics and Astronautics
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1. Introduction
Software and hardware (SW/HW) have manifested themselves as essential
components in a lot of the systems we use today. Taking the aeronautical domain as an
example, in conjunction with all the other factors affecting the safety of air travel, such as
pilot competency and air traffic control efficiency, the reliability of air transportation
services are highly dependent on the constituent embedded systems. The Boeing 777 for
example, has 1,280 embedded processors [AIA04]. An embedded system, or a real-time
system, is a software/hardware (SW/HW) system whose prime function is not that of
information processing, but which nevertheless requires information processing to carry
out its prime function [BWO1]. The design of an embedded system is primarily
influenced by the environment in which it operates.Additionally, embedded systems must
satisfy stringent time requirements and hence real time design is important. These types
of systems are inherently existent in a multitude of systems, and methods for verifying
safety critical systems can be used to increase the confidence we have in their
performance.
Till date, there have been a number of accidents where SW/HW errors such as failure
to display information, incorrect application of control mechanisms etc, have been listed
among the causes of the accidents. Even though in certain cases the system controllers
could have averted the catastrophe, there have been many incidents where disaster was
not just forthcoming, but inevitable [ICM93]. Some air accidents whose investigations
listed SW/HW errors as a contributing factor are listed below.
- The Dallas/Fort Worth air-traffic system began spitting out gibberish in the
fall of 1989 and controllers had to track planes on paper. [Elm90]
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- A China Airlines Airbus Industrie A300 crashed on April 26, 1994 killing 264
people. Recommendations include software modifications. [SL96]
Since embedded systems form an essential part of the many systems we rely on
today, it is essential, specifically in the safety critical domain, to increase the confidence
we have in the safe functioning of these embedded systems.
Current embedded systems are implemented using a combination of hardware and
software, and are a magnitude larger and more complex than they have been. New
advances in areas such as, e.g., field programmable gate arrays (FPGAs) with embedded
CPUs, predictable programming languages, and verification tools, now allows for the
design of high integrity embedded systems where the boundary between hardware and
software can be chosen to optimize the advantages of respective areas environments. To
be able to use the embedded system in high integrity environments, stringent
development procedures needs to be followed both for the hardware and software
development. This thesis presents the motivation for, and specific implementation details
of the VHDL to automata transformation (VAT) tool. The VAT tool transforms VHDL
hardware descriptions into a formal notation amenable to verification using model
checking tools.
1.1 Formal Methods
Formal methods have been used successfully in the design and analysis of both
hardware and software systems. They cover a broad spectrum of mathematically based
approaches that can be partitioned into:
- Tools, techniques and languages to model systems at multiple levels of
abstraction, and at multiple stages of the system development lifecycle
- Analysis techniques that can be applied on the created models to prove
specific system properties.
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Formal methods have been advocated as a way to increase the reliability of safety
critical systems, but the lack of acceptance within industry has been attributed to lack of
tool support and perceived mathematical difficulty. The last decade of research in formal
methods has been directed at creating stable, well understood tools that abstract the
perceived mathematical difficulty through the use of either programming language-like
syntax or visual representation, or a combination of both approaches. This partitioning of
the formal methods space is not always visible in existing tools, but is critical from the
perspective of this thesis. This thesis attempts to make a contribution to the model
creation domain, which has been cited as another barrier to the adoption of formal
methods [SG02].
The formal analysis techniques used both in industry and academia today are model
checking and theorem proving. Model checking allows for exploration of a system's
finite state space, and in doing so inconsistencies with the expected behavior can be
found. The expected behavior of the system can be specified as safety properties such as
invariants, deadlocks and reachability, and liveness properties such as fairness and
response. Depending on the model creation process, model checking can also be used to
validate timing constraints on the system. Theorem proving is used to show logical
correctness, and proven absence of faults in designs. Theorem provers however require
human guidance to direct the proof generation process.
This thesis presents a tool for automated formal model extraction for the VHDL
specification language [1076]. VHDL is commonly used for describing hardware systems
for implementation on an FPGA. Compilation of the VHDL specification results in an
output that can be mapped to the actual FPGA architecture.
1.2 Technology
Traditionally, hardware systems were designed and then implemented by hardwiring
the design on a chip. An application-specific integrated circuit (ASIC) was used to
accomplish that task. An ASIC is an integrated circuit (IC), which is designed for specific
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functionality. An ASIC therefore does not serve for general purpose use, and cannot be
modified after implementation on the circuit. In the late 1980s, the availability of silicon
compilers that could accept hardware description language (HDL) descriptions brought
FPGAs into the forefront. Unlike an ASIC, an FPGA has the ability to be reprogrammed,
and this is leading to the idea of reconfigurable computing or reconfigurable systems.
HDLs such as Verilog [1364] or VHDL are used to compile the logic (system behavior)
into a gate level implementation on an FPGA.
As FPGAs grow larger, faster and more capable, ASICs have started to become a
less attractive solution. Also, with the reduction in prices of FPGAs, their use in the
embedded systems domain has increased. Due to this ever-increasing use of FPGAs,
VHDL has taken a greater role in specifying systems in the embedded systems domain
[Sha86], and the VAT tool can facilitate extraction of a formal model therefore enabling
formal verification.
1.3 Thesis Outline
The thesis follows the following format. In the section 2, fundamental concepts and
related work is presented. Section 3 presents a detailed description of the VAT tool, while
section 4 is dedicated to the description of a graphing optimizer used to create the output
visualization. A number of case studies are then presented in section 5. Finally, section,
6, contains the conclusions and some reflections on possible future work. Appendix A
contains the definition files for the VAT code. Appendix B then follows with a listing of
the VAT tool's code.
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2. Background
This chapter covers background material that relates to the VAT tool and defines
important terms and concepts.
2.1 Embedded Systems
An embedded system is a specialized real-time system which is designed to
accomplish a specific task and runs as a subset of a larger system. Its interface with its
surrounding environment is also well defined [BWO1]. An embedded system is typically
required to meet important additional requirements, such as realtime constraints, that a
general-purpose personal computer is not concerned with. Realtime constraints are
limitations placed on the software or hardware because it nows oprates in an environment
which is a function of time. Therefore, the systems must accept inputs and produce
outputs following a strict schedule in order for the systems to operate properly. Usually
there is no disk drive, keyboard or screen. Examples of embedded systems are chips that
monitor car functions, environmental systems, security systems, and entertainment
systems.
The design of embedded systems is primarily influenced by the environment in
which they will eventually operate. Important issues that arise in designing embedded
systems are proving that properties such as absence of deadlock, and compliance with the
real-time constraints are indeed satisfied.
In designing a tool, the VAT tool, that allows us to model check VHDL
specifications, we are benefiting from a formal verification technique that can show
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satisfaction of real-time constraints and absence of deadlock for a specification language
commonly used in the embedded systems domain.
2.2 Gurkh
The overall research goal in Gurkh is to build a framework for design, verification
and execution of safety critical applications. The framework consists of both software
tools for application verification and hardware platforms for execution and real-time
monitoring. The Gurkh Framework is shown in Figure 2.1.
A hardware Ravenscar compliant Kernel, RavenHaRT [Sil04] (1)1, is central to this
framework and provides an environment on which to run the code. Ravenscar was
defined in the 8th International Real-Time Ada Workshop as a restricted tasking profile to
be used in high integrity efficient real time systems [BV97]. The Ravenscar Profile is a
subset of Ada95's tasking features. The reason for these limits is to provide a tasking
model that can offer determinism, be analyzed using schedulability analysis methods and
also offer memory-boundedness [DB98].
In this framework, the VAT tool and some other complementary tools automatically
translate (2) already existing applications implemented using a mix of Ravenscar-
compliant Ada 95 code and VHDL code into an internal FSM format. This internal
format can in conjunction with a formal model of a run-time kernel (RTK), be converted
into specific verification languages used by different verification tools such as e.g.,
Uppaal [LPY97] and Kronos [DOT+], for formal verification. Other parts of the Gurkh
project cover hardware implementation of the verified RTK, the RavenHaRT kernel
[Sil04], and a monitoring chip for real-time monitoring of code executing on
RavenHaRT. The monitoring chip (3) compares runtime attributes of the software
application to the formal FSM representation of the application and RavenHaRT.
1 The numbers in parentheses are used so that the reader may more easily follow references to Figure 2.1
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Thereby, we have an environment where we can model the code and verify it, and a
a monitoring chip to insure that the processes on the PowerPC and RavenHaRT execute
properly.
System
.obj
3
Monitoring Chip
Figure 2.1. The Gurkh Framework
This thesis discusses within the context of the Gurkh project, the development of the
VAT tool to translate safety critical VHDL code into a formal representation. Model
checking can then be applied on this representation in order to verify kinds of properties
such as liveness and deadlock and to validate that the timing constraints of the original
system hold.
2.3 Verification and Validation
V&V is an acronym for validation and verification [ABC82, CDH+00].
Traditionally, engineering has relied on mathematical calculations in proving feasibility
and functionality. Whereas mathematics lends itself naturally to engineering, it is not as
obvious when it come to SW/HW systems.
Formal verification refers to the process of applying formal methods on formal
models. Formal verification has faced a hard time in terms of being accepted by the
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software public; such as software developers, software designers, and program managers.
The main problem was the fact that unlike other verification techniques, formal
verification required some pre-acquired education about the notations used in the formal
models and the way they work in order to comprehend the results of applying the
technique. Model checking and theorem proving are the two main methods of formal
verification.
In the model checking approach [ACD90], a high-level model of the system under
design is described in a formal notation, and the verifier automatically checks whether the
given model satisfies correctness properties. Correctness properties are assertions that can
cover issues such as absence of deadlock or reachability of essential states. Unlike
simulation, the model checking is performed by exploring all possible interactions of the
concurrent components. If an assertion is violated, the model-checker reports a counter-
example as evidence of the violation. There are different algorithms used to traverse the
state model defined by the system and to check if the assertions hold. Model checking
also provides counter examples to assertions that do not hold.
Theorem Proving [AW84,Sch01], on the other hand, deals with the generation of a
proof that shows that some statement is a logical consequence of a set of statements. The
proofs prove the correctness of a program by generating a formal proof that the assertions
we want the program to adhere to are logical consequences of the program itself. There is
a formal language in which the conjecture, hypotheses, and axioms are written. Once
everything is represented in the formal language, an attempt on constructing a proof
proceeds.
The problem is not the use of formal methods on formal models (i.e. formal
verification), but the generation of the formal models. The process of creating a formal
model for SW/HW systems has been done traditionally using manual inspection. This
process however is prone to human error and is not repeatable. There is also a problem of
scoping as systems grow in size, where manual generation of formal models becomes
extremely difficult, if not infeasible. It is therefore useful to have an automated tool that
will extract a formal model from the systems we wish to formally verify.
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Formal modeling refers to the process of generating a formal representation for some
system. That representation is specified in a language used for formal modeling, such as
FSMs and Statecharts [Har87]. Formal modeling can use various mathematical
representations to represent entities such as code, requirement specifications, test cases,
or design. Formal models can therefore be used to represent the behavior of a system in a
formal manner, such as predicate calculus, which further allows us to mathematically
verify using logical inference whether or not that formal model of the system
functionality matched the original design requirements.
There have been many attempts at designing tools that transform specifications into
formal models. Java PathFinder [HP99] and JCAT [D199] for example translate JAVA
source code to notations accepted by the Spin model checker. There were several other
translators designed for other input languages. A problem with these initial attempts is
that they suffered from two notable flaws. They were monolithic, in the sense that the
translator and the model checker were built into one common system, hence causing
modifications to either the translator or the model checker to be much too complex. As
well, the translators generated a notation specific to one model checker and hence did not
allow the eventual users to take advantage from the many model checkers out there.
It is a model builder that we sought to develop, whilst making sure to avoid the
notable flaws just mentioned. It is also important to note that the accuracy of the
transformation is the essential quality that is sought after in designing the model builders.
There are different representations that are used in generating formal models,
examples are: Software Cost Reduction (SCR) [HKL97], Statecharts [Har87] and RSML
[LHR99]. Finite state machines is one such representation and is the one used by the
VAT tool.
2.3.1. Finite State Machines
Finite State Machines (FSMs) are mathematical models that serve as approximations
of physical or abstract phenomena. An FSM is defined as a 5-tuple with states, alphabet,
transition function, start state and an output assignment function [HU79]. For the purpose
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of this thesis, the terms finite state machine and automaton will be used interchangeably.
The difference between the two is that whilst automata contain accept states, finite state
machines do not particularly contain such accept states and generally have output
assignment functions for the output variables in the system.
A deterministic finite automaton is a 5-tuple: (S, Z, T, s, A)
. a finite set called the alphabet (E)
. a finite set of states (S)
- a transition function (T: S x E -+ S).
. a start state (s E- S)
. a set of accept states (A 9 S)
An example of an FSM is shown in Figure 2.2. In this example, the FSM stays in the
Landing_ GearRetracted state until a certain input (Switch) causes it to go to the
LandingGearReleased state. In the LandingGearReleased state, the FSM can either
go back to the LandingGearRetracted state or it can go into the
LandingGearMaintenanceState. The system cannot go into the
LandingGearMaintenanceState from the LandingGearRetracted state for obvious
reasons.
Switch = deactiva td
Landing_Gear Landing Gear
_Retracted_ _ Released_
State Switch = activated State
Switch = mainance
Landing_Gear
_Maintenance
_State
Figure 2.2. Example of an FSM for a L anding Gear
Using the above definitions, the automaton in Figure 2.2 would be defined as a
deterministic automaton with the following characteristics:
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E = {activated, deactivated, maintenance}
SS= {Landing_GearRetractedState, LandingGearReleasedState,
LandingGearMaintenanceState }
* T: Landing_ GearRetractedState x deactivated -* Landing_
GearReleasedState, Landing_ GearReleasedState x activated -+
Landing_ GearRetractedState, Landing_ GearReleasedState x
maintenance -> Landing_ Gear MaintenanceState
e s = LandingGearReleasedState
e A=0
The VAT tool transforms code into an FSM by extracting the information that
pertains to states and transitions between states. This formal representation can be used
by existing tools, such as the real-time model checker Uppaal [LPY97], to verify the
absence of deadlocks and other runtime properties such as state reachability.
For example, in a plane (Figure 2.2), the LandingGearRetracted state should not
be reached whilst the plane is on the runway. Deadlock on the other hand is the failure or
inability to proceed due to two or more programs waiting on the same shared resource.
Therefore the system will go nowhere and we have stagnancy.
2.3.2. Uppaal
Uppaal is a model checking tool developed as a joint research effort, between
Aalborg University in Denmark, and the department of Computer Systems (DoCS) at
Uppsala University in Sweden [Upp04,LPY97]. It is an integrated tool environment for
the modeling, simulation and verification of real-time systems.
Uppaal consists of three main parts: a description language, a simulator and a model
checker [PLOO]. A guarded command language with real-valued clock variables and data
types serves as the description language. The language is used to describe the system
behavior as networks of automata extended with clock and data variables. The simulator
provides for early detection of the possible execution paths and hence serves as a
validation tool. The model checker is used to check invariant and bounded-liveness
properties by exploring the symbolic state-space of a system.
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A new version of Uppaal, Uppaal2k [PLOO], was released in 1999 with modifications
on the first release (1995). The new version, consisted of three major improvements:
- Modification to allow for easier maintenance.
- An improved graphical interface.
- Better portability to different operating systems.
The modeling language used in Uppaal2k is also richer than the one used in its
predecessor. An example of the changes made to the modeling language is added support
for process templates and more complex data structures, such as data variables, constants,
arrays etc.
Uppaal2k was used to display the automata after they were extracted from the code
by the VAT tool. Model checking was then performed on some of the models using some
basic assertions (section 5.2).
2.4 VHDL
VHDL (Very High Speed Integrated Circuit Hardware Description Language) is
an IEEE standard hardware description language (HDL) [BV99]. VHDL was developed
by the Department of Defense in the 1980's to support the documentation of electronic
systems. The air-force originally funded the development of VHDL as a means of
capturing design information.
VHDL was originally intended to serve two main purposes.
- It was first used as a documentation language for describing the structure of
complex digital circuits. As an official IEEE standard [1076], VHDL provided
a common way of documenting circuits designed by numerous designers.
- The other purpose was providing features for modeling the behavior of a
digital circuit. This enabled specifying systems in VHDL that where then used
to model circuit operation.
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In addition to its use for documentation and simulation, VHDL has also become
popular for use in design entry in CAD systems. CAD tools are used to synthesize the
VHDL code into a hardware implementation of the described circuit.
2.5 Related Work
The VAT tool has two main components:
- the part which accomplishes the state model extraction, and
- the graphing optimizer
There has been significant related work in both the model extraction and in the
visualization field. Four specific tools covering model extraction are discussed in section
2.5.1: Bandera, VSPEC, Veritech, and Prevail. In section 2.5.2, the related work done in
optimizing graph topologies (by optimizing node placement) to improve visualization is
presented. The section mainly discusses the different algorithms that were studied before
choosing the Spring Embedder algorithm used for the VAT tool.
2.5.1. Tools for Code Transformation
There have been several tools designed for translation in the context of software
verification. An example is the Bandera [CDH+00] tool set, which translates Java source
code to the model checking notation Promela. Promela is the input notation used by the
model checker Spin [DIS99]. Bandera uses slicing to reduce the state space. Slicing
involves removing sections of the code that will not affect the assertions that are to be
verified. Slicing is done before the extraction of the formal model, and hence reduces the
size of the eventual model. Bandera also maps the verifier's counter-example outputs
back to the original source code which helps in debugging.
There has also been a lot of work on extending the capabilities of VHDL. Most of
these efforts were motivated by a need to better support system design [MP98]. This has
inspired some research into the formal verification of VHDL. The concept of formal
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verification includes many facets and one such facet is showing conformance between a
specification and an implementation. In [NIC94] a system PREVAIL is described which
verifies whether or not a given implementation is functionally equivalent to its
specification. This is done by converting the specification and the implementation into
recursive functional forms, and the proof for their equivalence is realized by means of the
Boyer-Moore theorem prover [BM88]. The difference between PREVAIL and the VAT
tool is that while PREVAIL compares the implementation to the system specification, the
VAT tool uses the implementation and generates from it a formal model on which model
checking can be applied. Also, while PREVAIL uses theorem proving as the underlying
formal verification technique, the VAT tool resorts to model checking.
VSPEC [VSP], a Larch interface language for VHDL, allows a designer to specify
non-functional performance constraints. It was created in the quest for increasing support
for formal methods. It allows a designer to declaratively describe the data transformation
a digital system should perform and performance constraints the system must meet
[MP98].
Veritech [SG02] is another related tool, but one which accomplishes a different task
then a formal model translation. Veritech allows the translation between different model
checking notations through an intermediate notation. The intermediate notation is CDL,
core design language, in which modules can be combined in synchronous, asynchronous
or partially synchronous manners, and each module is a set of first-order transitions. At
present, Veritech includes translations between the notations of different formal
languages such as SMV [BCM+92], Spin [DIS99], STeP [NBC+95], Petri-nets [RW98]
and the core design language (CDL) [SG02]. The reason Veritech was interesting was
because of the effort that has been made in order to be able to go between different model
checking notations. This only stresses the importance of being able to use different model
checkers to model check the same entities. This further motivated one of the goals of the
VAT tool which was to be able to achieve the one to many relationship between a
specification and the multiple model checking notations out there.
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2.5.2. Graphing Algorithms
There have been many attempts at optimizing graph layouts to improve visualization.
Most of these efforts concentrated on reducing the number of crossing edges which is an
important graph quality when it comes to visual interpretation.
An interesting class of graph layout algorithms is the "force-directed placement"
algorithms and specifically the Spring Embedder Algorithm. This attempts to solve the
problem of node placement in a graph by simulating nodes that repel themselves while
being attracted by edges in between the nodes. The benefit is that interlinked nodes
appear close to each other while disconnected nodes appear distant.
A modified force-directed method, Hall's method [Hal70], resorts to matrices in
representing the graph layout. The algorithm defines the laplacian of the graph as an n x n
matrix L which contains the weights of the edges and the fan in and fan out of each
vertex. The optimal layout of Hall's method satisfies certain constraints on the
eigenvectors of the laplacian. This algorithm has better running times than the Spring
Embedder Algorithm, but requires extensive memory space to store the matrices and
requires matrix solutions to be reachable.
Another class of layout algorithms is the Ace graph drawing algorithm [KCH02]. It
is similar to Hall's method and again uses the laplacian of matrices to find the optimal
graph. It, however, uses interpolation to increase the number of nodes in the graph which
eases the finding of the laplacian and hence reduces the overall computational time
required.
The spring embedder algorithm [FR91] first proposed by Eades [Ead84], is a force
directed layout algorithm and is a visualization algorithm that improves the aesthetic
comprehensibility of a graph by minimizing the number of crossing edges. The idea of
the algorithm is the also one of simulating a system of mass particles. The algorithm uses
the same modeling technique used by force-directed algorithms (vertices simulate mass
points repelling each other and the edges simulate springs with attracting forces) and
attempts to minimize the energy of the system. In finding the configuration with
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minimum energy, one can achieve a configuration with a minimum number of crossing
edges due to the correlation between the two (Figure 2.3).
Figure 2.3. Minimization of crossing edges
For the VAT tool, a modified version of the spring embedder algorithm was
designed to improve the display of the finite state machines. The modified version is
suboptimal in that it does not always produce the optimal topology (minimum crossing
edges) assuming a planar graph, but is less computationally expensive than the spring
embedder algorithm and produces a graph that is not far off from the optimal one. The
design of the modified spring embedder algorithm is discussed in detail in section 4.
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3. VHDL to Automata Tool (VAT)
This chapter will discuss the design and implementation of the VAT tool and the
limitations faced in the process of doing so. An overview of the tool functionality will be
given, followed by a description of the tool implementation in detail.
The approach to writing VHDL code typically consists of three steps: drawing an
FSM that describes the states the system can be in and the transitions between them,
translating the graphical representation into a truth table, and finally generating VHDL
code from the truth tables [BV99]. The tool presented here, reverses the process, starting
with the VHDL code and generating the FSMs from it.
VHDL code
Parser
Truth Table
Graphing
Automata
Figure 3.1. Transformation of VHDL to Automata
The tool's architecture is one of a pipe and filter architectural style, were the
different stages represent the different evolutions of the code as it goes from raw VHDL
to FSMs. First, the code is parsed and the syntax related issues are handled. Then, the
information relevant to FSMs is extracted by analyzing the code and by using heuristics
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about how FSMs are coded in VHDL. This extracted information is then stored in a truth
table representation. The information in the truth table is next fed to a graphing optimizer.
The function of the graphing optimizer is to find an optimal node placement such that
there is minimal edge crossings which allows us to enhance readability (the graphing
optimizer will be discussed separately in section 4). The state information with the
corresponding graphical topology is then fed to a translator to be converted to a formal
notation appropriate to the target verifier (model checker). Currently a translator for the
Uppaal model checker has been constructed. However, translators for any other model
checkers can be constructed too, achieving the goal of being able to verify in more than
one model checker. Figure 3.1 summarizes the above process. The tool developed is a set
of Packages written in Ada [Ada95].
Note that the finite state machine abstraction generated by the tool is not equivalent
to the formal specification from which the code was designed. The finite state machines
are generated by analyzing the VHDL code whereas the original system specifications are
used as an underlying criteria in creating the code. Hence the finite state machines
generated need not be equivalent to the original system specifications, especially if the
VHDL code itself is not equivalent to the original systems specifications. The different
packages in the tool and the functionality and data structures they represent are discussed
in section 3.1. Section 3.2 provides a detailed description of how the heuristics are used
to extract the formal model from the different statements present in the input VHDL
specification.
3.1 Packages
The main functionality in the tool is divided into packages. The architecture is shown
in Figure 3.2.
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Figure 3.2. VAT Packages
The Interpreter package is the core of the tool, and is the main procedure that makes
calls to subroutines in the other packages. The StatementHandlers package contains
heuristics about how FSMs are normally described, and these heuristics are used to
extract the FSM models out of the code.
ParserTypes, is the package that contains all the abstract data types including the
truth tables (note, there is one truth table for every state variable). The interpreter uses the
ParsingFunctions package to parse the VHDL file and extract the syntax, and then
makes calls to the TableSetup package which in turn records the information by making
calls to ParserTypes.
After the initial setup phase, as statements are encountered, the StatementHandlers
package is called which uses heuristics to process the statements and extract the
semantics and then records those in the truth tables by accessing the Table_ Write package.
The heuristics are:
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- Any signal variable that takes an enumerated set of discrete values, is a state
variable, and the set of discrete values are the states that the state variable
can be in.
- The set of statements that describe the conditions for the signal variable to
change values from "A" to "B", represent the guard on the transition in the
state diagram between state "A" and state "B".
This list of heuristics was a lot longer when the tool was first being developed. The
heuristics in turn place assumptions on the way the state machines must be coded in
VHDL. The greater the list of assumptions that are used, the less general the tool will be.
Therefore, it was an objective from the outset to reduce the number of heuristics used,
and hence the number of assumptions. The final list of heuristics boiled down to the two
statements above. The assumptions that these heuristics translate into are not restrictive
on the type of VHDL code that can be handled. The reason is that state machines can
only be coded by having a state variable with an enumerated set of values, and hence this
heuristic is not putting any assumptions on the way the state machines are coded. The
same applies for the heuristic defining the transitions' mapping.
Because of the way the state variables are defined (ie. to be any variable that takes an
enumerated set of values), it will be the case that the tool will generate some extra state
machines which are not of interest to the user. However, the state machines are each
described separately and hence the end user can pick and choose relevant state machines
without being encumbered by the unnecessary ones.
Finally, when the interpreter is done parsing the file and extracting the formal model,
it makes a call to the output-functions package which produces a record of the formal
model. That record is used by the graphing optimizer later in the pipeline.
The packages will now each be separately discussed:
- Output Functions: This package contains functions used for printing out things to
the console. Debugging information is printed out as well as a summary of the state
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machines contained. There are individual functions for printing the different signals,
input, and output variables found in the VHDL code. Functions also exist for printing
a summary of the formal model extracted.
- Parser_ Types: This package contains all the definitions for the types used to store
information extracted in the parsing stage. Examples are the truth tables and the
linked lists used to store all the input variables, signal variables, and output variables
found while parsing the VHDL file.
Three linked lists within ParserTypes are used to store the inputs, signals, and
output variables found (see Figure 3.3). Each node, contains the name of the
variable (input/signal/output) and a pointer to the next variable in the linked list.
Using a linked list allows the use of as much memory space as there are variables. It
comes at the cost of being costly to traverse, but the advantages of preserving
memory are worthwhile.
Input List Node
> InputName
InputList _HeadPtr >Next
Input List Node
Output List Node Output List Node
1. OutputName
Output List Head Ptr 2. Next -
Signal List Node Signal List Node
Signal List Head Pt > nx N
Figure 3.3. Input/Output/Signal Lists
There is also a linked list of rows, representing the rows of a truth table. A truth table
consists of a set of these rows, one for each state (Figure 3.4). Each row in turn has the
PresentState name, a pointer to the NextState table (the table which based on the value
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of the inputs and the current state, derives the state the machine should transition to next),
a pointer to the Output_Column table (the table which based on the value of the inputs
and the current state, derives the values for all the output variables), the SignalColumn
table (the table which based on the value of the inputs and the current state, derives the
values for all the signal variables). There are also two variables, LocationX and
Location_Y, which are used to store the x and y coordinates of the state relative to the
other states in a graphical layout of the state machine. These coordinates are used by the
graphing optimizer in the process of optimizing the layout.
Row Head Row
> PresentState
> NextStateHeadPtr
> Output_ColumnListPtr
Out ut Column
> SignalColumnListPtr
> Location_X
> LocationY SignalColumn
> Next ------------
Row
Figure 3.4. Truth Table Structure
The NextState table which was pointed to above by the NextStateHeadPtr is
shown in Figure 3.5. The next state table is a collection of columns where each column
corresponds to a configuration of the input variables and/or signals. Each column
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therefore contains a different next state depending on the input variables and signals
configuration. The InputCombinations variable points to a linked list of input/signal
value nodes. The NextStateName corresponds to the next state that the state
corresponding to this row should transition to under the InputCombinations' conditions.
The Priority variable is used to hold the priority of the emanating transition relative to the
other emanating transitions. This is used when the emanating transitions are ordered in an
IF/THEN construct. By using a priority scheme, one can avoid negating conditions and
can instead use priorities to understand the flow of the state machine. This variable can be
ignored when there is no need to order the transitions.
Next State Node Next State Node
> Input_-Combinations --
> Next -State-Name
> Priority
> Next
Conditional Node
> TypeOfNode
> Name
> Value
> Next s............
Figure 3.5. Next State Table
For example, if state A should transition to state B when (x = 1, w = 0 and f = 1) and
assuming that w and x are input variables whereas f is a signal, then in the row that
corresponds to state A, the NextStateTable would look like Figure 3.6.
Next State Node
> InputCombinations
> B
> Priority
> Next
Next State Node
Figure 3.6. Next State Table Example
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Shown below in Figure 3.7 is the output table which is pointed to by the
OutputColumnListPtr and the signal table (Figure 3.8) which is pointed to by the
SignalColumnListPtr. Both tables have similar structures and so only the output table
will be explained.
For a particular row, each output variable takes on a different value depending on the
values of the input and/or signal variables. Unlike the NextState table, the OutputTable
has one extra hierarchical level. The reason for this extra level is that there are many
output variables, each of which needs a different assignment depending on the
input/signal combinations. Therefore, the extra hierarchical level is just a linked list of
the different output variables present in the system. The OutputName is used to
represent the name of the output variable. The OutputValueListHeadPtr points to the
output value assignment table for that particular output variable.
Output Column Output Column
> Output Name
> Output ValueListHeadPtr
> Next
Output Value Node Output Value Node
> Input Combinations
> OutputValue
> Next
Conditional Node
> Type Of Node
> Name
> Value
> Next . ------------
Figure 3.7. Output Table
28
Signal Column
> SignalName
> SignalValueListHeadPtr
> Next
Signal Value Node_
> Input _Combinations -
> SignalValue
> Next
Signal Column
Signal Value Node
Conditional Node
> TypeOf Node
> Name
> Value
> Next
Figure 3.8. Signal Variables Table
This inner table is a collection of columns each column corresponding to a
configuration of the input and/or signal variables. Each column therefore contains a
different assignment value for the output variable at hand depending on the input
variables and signals configuration. The InputCombinations variable points to a linked
list of input/signal value nodes. The Output Value corresponds to the value that the
output variable must take under the InputCombinations' conditions.
For example if we had for a particular FSM, two output variables G and H, and G
took the value 0 when in state A and when (x = 1, w = 0 and f = 1) and took the value 1
when (x = 0, w = 1 and f = 1), then for that particular state variable, in the row
corresponding to state A, the OutputColumn_ListPtr will point to what looks like
Figure 3.9.
29
> input > input > signal
> X > W > f
> 0 > 1 > 1
> Next -- > > Next > null
Figure 3.9. Output Table Example
- Parsing Functions: This package contains all the functions that are used in
accessing the VHDL file directly to extract the syntax. No processing other than
syntactical extraction is done by functions in this package. There are several
functions, used to extract tokens from the file in a different manner (i.e. some ignore
spaces and semi colons, some do not ignore semi colons and in fact look for semi
colons and so on).
- StatementHandlers: This package contains functions that process different types
of statements encountered in parsing the file. See section 3.2 for a detailed
description of how this package achieves the model extraction.
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- TableSetup Functions: This package is used to setup the truth tables initially
when information about the states, input variables and output variables becomes
available. The functions are in a package on their own to allow for modifications in
the future in case the design of the underlying data structures (truth tables) is
changed.
- Table_ WriteFunctions: This package is similar to the one above but instead
writes information about transitions, output variable assignments, and signal
variable assignments. This package is called by the StatementHandlers package
when information about assignments is found.
The two packages, TableWriteFunctions and Table Setup Functions, are
separated from each other because their dependencies are separated as can be seen in the
package dependency graph (Figure 3.2). TableSetupFunctions is used to setup the data
structures, while Table_ WriteFunctions is used to fill the truth tables in order to record
information about the state model.
Now that the packages and their functionalities have been explained, the next section
will talk about the model extraction in detail. Section 3.2 will talk about the temporary
data structures used to hold the state machine information, and how those data structures
are used to fill in entries in the truth table. It also discusses how the different statements
are handled. A description of the modifications that are needed in order for the VAT tool
to handle statements that are not currently handled is also given.
3.2 Statement Processing
There are three different VHDL statements of interest:
e definition statements
e control flow statements
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e and assignment statements.
These statements are processed by using the statementhandlers package, and the
format of the data structure used to store information gained by processing the different
statements is shown in Figure 3.10.
STATEINFO
CONDITIONS_
ONINPUTS
STATEVARIABLE_
ASSIGNMENT
OR
OUTPUTASSIGNMENT
Figure 3.10. Assignment Statement Translation Structure
The STATEINFO is the environment info which precedes the assignment statements,
i.e., the assignment statement could be within a WHEN clause and is meant to occur in
State X. This information is stored in the STATEINFO section.
CONDITIONSONINPUTS represents the conditions on the input/signal variables that
have been placed by the preceding control statements. These conditions must exist for the
assignment statements to take place. The conditions are collected from the constructs and
statements preceding the assignment which specify under what conditions the assignment
takes place.
The processing of the different statements will now be discussed and the way they
affect the data structure is also exemplified.
Definition statements in VHDL such as the PORT statement are used to find the
input and output variables that are present in the code. They specify input variables as
well as output variables and internal signals (Figure 3.11). These definition statements are
used to gather the input variables, output variables, and signals present in the file and are
then stored in the data structures by calling the Table Setup Functions package.
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Figure 3.11. VHDL definition statements example
Control flow statements place restrictions, such as certain values that must be held
by certain input variables, which specify under what conditions the statements following
the control flow statement can take place. The information gained by processing these
statements is used to fill the STATEINFO and the CONDITIONSONINPUTS sections of the
data structure as shown in Figure 3.12.
Figure 3.12. VHDL definition statements example
These conditions, end up becoming the guards on the transitions as shown in Figure
3.13.
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PORT (w, f,g,h :IN
STDLOGIC;
x,z: OUT STDLOGIC);
TYPE State-type IS
(A, B, C, D, E) ;
SIGNAL y : State-type;
Figure 3.13. Correspondance between control flow statements and state transitions
Assignment statements can be considered to be the leafs of a tree in the recursive
calls to the process-statement function and specify an assignment of a value to some
variable. When assignment statements are encountered (Figure 3.14), they are used to fill
in an entry in the truth table.
y <= C;
x <= 1;
Figure 3.14. Assignment statement example
STATEINFO
CONDITIONS_
ONINPUTS
STATEVARIABLE_
ASSIGNMENT
OR
OUTPUTASSIGNMENT
Figure 3.15. Storing of assignment statement information in data structure
There are different types of statement handlers, one for each of the above different
types of statements. These handlers are in the StatementHandlers package introduced in
section 3.1.
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CASE y IS
IF w>='O'AND f ='O'
conditions
w>= '0' AND f = 'O'
A main function called "processstatement" is called everytime a new statement is
encountered. The process_statement function then processes the statement and then
depending on the type of statement, makes a call to a more specific handler (ex: an IF
statement handler). If there is statement nesting, i.e. statements within other statements,
then the specific handlers end up recursively calling the processstatement function to
handle each of the nested statements. Examples of these specific handlers are the
processIFstatement handler, and the processCASEstatement handler. The functions
are used to handle IF and CASE statements respectively.
For example assume the code in Figure 3.16 existed in the input VHDL file.
CASE y IS
WHEN A =>
IF w = 'O'AND f = '0' THEN
y <= D;
Figure 3.16. Example Code
If the CASE statement is not nested inside other statements, then when the CASE
statement is first encountered, the processstatement function is called. Once it discovers
this to be a CASE statement, it calls the processCASEstatement function which starts
processing the body of this CASE statement. Once the IF statement is encountered, the
processstatement function is called again. When the processstatement function
discovers this to be an IF statement, the processIFstatement function is called. Note
that the processIFstatement function is called from the within the
processCASEstatement function (this is an example of the recursive nesting calls). The
IF statement is then processed and the conditions, w = '0 ' AND f = ' 0 ', are
recorded in the in the CONDITIONSONINPUTS section of the temporary data structure.
The IF statement then continues to be processed and as soon as the "y <= D;"
statement is encountered, the processstatement function is called again. This time the
processstatement function discovers the statement to be a state assignement statement
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and so makes a call to the processSTATEASSIGNMENTstatement function. That
function then stores the statement, "y <= D", in the STATEVARIABLE_ASSIGNMENT
section of the temporary data structure in Figure 3.10. The temporary data structure
(Figure 3.17) is then used to record an entry in the truth table which corresponds to a state
transition which specifies that when state machine y is in state A and the inputs w= '0'
and f = '0', then the state machine transitions to state D.
State machine 'y'
w = '0'AND f= '0'
y <= D;
Figure 3.17. Example of filled data stucture
If there were more statements nested inside the IF statement, then they would also
be handled recursively by calls to the processstatement function. Since there are no such
statements, the processIFstatement function ends and returns control to the
processstatement function. The process-statement function than recurses one step back
to the processCASEstatement function which then continues processing the other
WHEN clauses within the CASE statement.
Therefore, recursively, each statement in the body of the code is processed until the
inside most control function is reached. This allows us to remove any assumptions on
how an FSM is represented in VHDL (ie. there is no assumption that an FSM always
starts with a CASE statement and then has a set of IF statements inside, or any other
structure that is commonly used).
When a data structure such as the one shown in Figure 3.17 is filled (ie. after we
reach an ASSIGNMENTSTATEMENT), it is used to fill in an entry in a truth table (Figure
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3.18). The location of the entry depends on the STATEINFO and the
CONDITIONSONINPUTS variables.
Current State/ ext State Outputl Output2
Inputs: =11w=0w=0w=1
=o y=0 y=0y=1
A B A A B
B A A B
Figure 3.18. Truth Table Example
Once the truth table is filled, an intermediate format for the state model is reached. A
specialized translator is then used to transform this intermediate representation into a
notation specific to the target model checker.
As a proof of concept, a translator which generates an XML file containing the
formal model information was designed and implemented. XML is the notation currently
accepted by the model checker Uppaal. Another model checker, might require a notation
different from XML. Spin for example accepts Promela as an input notation, and hence a
specific translator from truth tables to Promela would be constructed. This separates the
extraction of the model from the representation specific to the target model checker. This
allows us to achieve the one-to-many (one VHDL specification to many model checking
notations) relationship we set out to reach.
The problem with the above assignment statement structure, Figure 3.10, is that it
assumes that state variable transitions are independent of other state variables in other
FSMs. However, if synchronization is presented in the code, in the sense of different
automata communicating and synchronizing, that ceases to be the case.
Synchronization, a coordination with respect to time, refers to a guard on a transition
that is dependent on some other transition in another FSM. VHDL does not contain an
explicit representation for synchronization. In VHDL, synchronization is present in an
implicit way, whereby transitions are dependent on some signal in shared memory. When
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two transitions in two different FSMs depend on that same variable, synchronization is
achieved. The dependence of one signal variable, CURRENTSTATE, on another,
STATEVARIABLE_2, is shown in Figure 3.19.
Figure 3.19. Implicit Synchronization in VHDL
A modified translation structure was designed to account for the increased
complexity as illustrated in Figure 3.20. In this new structure, an extra variable,
CONDITIONSONOTHERSTATEVARIABLES, is added to account for the dependence of
the next state transition on the conditions of other state variables.
Figure 3.20. Modified Assignment Statement Translation Structure
To account for the implicit synchronization mentioned before, the original truth table
format had to be modified. Signal values were added in the next state columns and output
columns where we initially only had CONDITIONSONINPUTS. The modifications to the
next state columns is shown in Figure 3.21.
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BEGIN
PROCESS(Resetn, Clock)
BEGIN
CASE CURRENTSTATE
WHEN A =>
IF (STATE VARIABLE_2 = J)
NEXTSTATE = B;
END IF;
END CASE;
END PROCESS:
END Behavior;
STATE INFO
CONDITIONSONINPUTS
AND
CONDITIONS_ONOTHER_
STATEVARIABLES
STATEVARIABLE_
ASSIGNMENT
OR
OUTPUTASSIGNMENT
Figure 3.21. Truth Table Modification (Inputs are shown in small letters whereas
States are shown in capital letters)
The interpreter ignores all VHDL syntax which is irrelevant to describing finite state
machines. Below is an extract from the table of contents of the IEEE 2002 VHDL
reference manual [1076]. It lists the sequential statements, Table 3.1, that are provided by
the VHDL language. In the right column, the statements that are handled by the tool are
flagged as 'HANDLED' and the ones that are not, are flagged by 'NOT HANDLED'.
The sequential statements that are not handled have not been used to describe FSMs
in the multitude of examples that have been reviewed. Concurrent statements are not
handled, because they are rarely ever used to describe state machines in VHDL. As well,
many of the constructs ignored deal with issues such as pin assignments and other non-
contributive constructs.
The statements that are not handled can be handled by modifying the
StatementHandlers package. For every new construct that needs to be handled, a
corresponding function needs to be coded that handles the construct. That function must
also be able to handle the information provided by the construct and attach it to the
conditional list that accumulates all the different conditions. Also the process statement
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Current Next State
State
w=0 w=1 w=1 w=0
y=O y =o y=1 y=1
A
B
C
D
function in the StatementHandlers package needs to recognize the
construct and to make a call to the new function when the construct is
syntax used by the
encountered.
Sequential statements VAT status
Wait statement NOT Handled
Assertion statement Handled
Report statement NOT Handled
Signal assignment statement Handled
Variable assignment statement Handled
Procedure call statement NOT Handled
If statement Handled
Case statement Handled
Loop statement NOT Handled
Next statement Handled
Exit statement Handled
Return statement Handled
Null statement Handled
Table 3.1. Sequential VHDL statements and VAT status
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4. Visualization
An added benefit from doing this VHDL-FSM transformation might possibly be
achieving enhanced readability. However, it was apparent early on in the development of
the tool, that as the size of the code would grow and the corresponding number of states
would increase, the enhanced readability projected might not actually be realized.
The problem that arises is that of crossing edges. Since a finite state machine is
depicted as nodes and edges, a random placement will result in some crossing edges. As
the number of states and hence edges grow, a large number of these crossings can ensue.
These large number of crossing edges cause the graphical representation of the state
machine to become illegible (Figure 4.1). Before a solution to this problem is presented, a
fair discussion of what readability is and how legibility derives from it is warranted.
Figure 4.1. Cob-Web problem
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Readability of an object can refer to a set of criteria which together improve the
object's ability to perform its intended duty. Readability of a specification language could
refer to the union of many qualities [Har00]. Examples of these qualities are:
- conciseness
- legibility
- comprehensibility
- interestingness
Conciseness refers to the wording of the object. Overuse of words, and complicated
descriptions adversely affect readability, and hence conciseness is one of the qualities
sought after when attributing a readability grade level. Legibility refers to the quality of
an object that allows a human being to clearly make out the terminology. This is mostly
an issue that arises due to graphical inefficiencies. Comprehensibility refers to the ability
for one to understand what the object is trying to represent. This is a matter of lucidness
and well representation on the object's part. Interestingness refers to the ability of the
information the object is representing to be interesting. This is obviously dependent on
the particular audience that will be doing the reading.
Software readability refers to the legibility, or the easiness by which the software is
understood, both by reading the documentation and by reading the code [Han98]. It is one
thing to have a correct representation, but if that representation is unusable because it is
unreadable, then the representation if of no use.
It is common to confuse readability and usability [Han98]., however, while usability
pertains to the end user and the ability of the product to perform its intended function,
readability applies to the maintenance programmer and his/her ability to apply
modifications. A deficiency in usability creates an impact in the short term when the
consumer dislikes the product. Readability however, affects future generation of the code
and the maintenance stage, and is not a consumer good for sale.
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In a software product's life cycle, program modification is costly and consumes a
large share of life cycle [EM82]. Since programs can be characterized as solutions to
some demand, the programs will need to be changed to accommodate changes in what
the program is needed to solve. The problem that frequently arises during program
modification is that they are found to be extremely difficult to read and understand. This
causes the price of modification to jump tremendously.
Another aspect to readability as pertaining to software, is the readability of the
formal methods used to specify the code. A study by Marc Zimmerman [ZLLO2] shows
that different formal methods can be attributed different levels of readability due to the
way these formal methods appeal to readers. The conclusion was reached by running a
set of experiments where the subjects had to respond to questionnaires. The responses
were used to evaluate the difference in readability between the different formal
specification languages.
The tool being discussed addresses the issues of readability by transforming VHDL
specifications to FSMs. Unlike the aspects of readability introduced above, a new
dimension arises when we try to compare the readability of the formal model abstraction
to that of the actual code. In this case the readability issue that arises is not the level of
readability that is attributed to the code, but the difference in readability between the
original VHDL code and the FSM formal model that is generated by the tool.
For such a comparison to be valid, the FSM and the original code have to be two
different representations of the same information. Indeed they are not, the VHDL code
contains more information than the FSM, especially since in generating the FSM we are
abstracting the program away and just extracting the information that pertains to states
and transitions. However, if it the state machine behavior is the most important aspect of
the system described by the code, then we can compare the VHDL code and the FSM as
if they were two different representations of the same information; i.e. the state machine
behavior.
Now that we have developed a basis for comparison, it is possible to talk about the
difference in readability between the VHDL code and the FSM. Since we have reduced
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the VHDL code and the FSM representation to two different representations of a certain
aspect of the system, we can compare the levels of readability each offers. This
comparison will allow us to see if the FSM representation can offer us a new method for
viewing the state machine information in a more readable format.
This increased readability from the FSM representation is a projected readability,
and has not been tested. It was actually realized as a potential benefit after the tool was
developed and was not one of the initial goals set out. An experiment would have to be
conducted along with some supporting formal arguments to show that, indeed, increased
readability can be achieved. That is left for possible future work.
The graphing optimizer is designed to insure that if indeed, increased readability is
achieved by a transformation to an FSM representation, then the crossing edges problem
would not hinder that.
The graphing optimizer reduces the number of edge crossings in a diagram of states
(nodes) and transitions (edges). With a clearer topology, reading such a diagram becomes
easier and hence adds to the readability of the FSM. Since the qualities mentioned above
are important attributes of a good specification, they must also be attained by our FSM
depiction of that specification (VHDL).
The issue that arises with the crossing edges problem is that it reduces legibility,
which in turn would reduce readability. Therefore, whether or not we can prove that an
FSM also gives us the added benefit of increased readability, we needed to address any
factors that can adversely affect it.
In doing so, a modified version of the spring embedder algorithm was designed and
implemented and was used to improve the visualization by reducing the number of
crossing edges.
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4.1 Spring Embedder Algorithm
Planar graphs are graphs that can be drawn without edge crossings. It is possible to
test for planarity, and there are several algorithms to draw a planar graph without
crossing edges.
The two graphs in Figure 4.2 are different layouts of the same graph. The graph on
the left contains three edge crossings, and the one on the right has zero crossings.
(a) (b)
Figure 4.2. The graph in (a) is planar. It is redrawn in (b) without crossing
edges
Because crossings significantly decrease the readability of a drawing, if a graph is
not planar, it is best to draw it with as few crossings as possible. Researchers have
equipped us with several layout algorithms to solve this problem. One interesting class of
layout algorithms are called "force-directed placement" algorithms. These algorithms
simulate nodes that repel themselves while being attracted by edges between the nodes
which function as springs. This results in nodes with edges between them appearing close
to one another while disconnected nodes appear distant.
The graphing optimizer is based on the "Spring Embedder Algorithm" [FR91], a
force-directed placement algorithm. The Spring Embedder algorithm uses attractive and
repulsive forces to move the nodes into a stable topology. The idea of the algorithm is the
one of simulating a system of mass particles. The vertices simulate masses repelling each
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other and the edges simulate springs with attracting forces. The algorithm tries to
minimize the energy of this physical system and in doing so finds the configuration with
the minimum number of crossing edges since that configuration corresponds to the one of
least energy.
The algorithm works by attaching a spring (represented by an edge) between every
two vertices. Each spring is then assigned a natural length. Springs between vertices
which are adjacent (already have an edge between them) are assigned a length of some
small value 0. Springs between vertices which are disjoint are assigned a much larger
natural length F. Choosing F affects the strength with which non-adjacent vertices push
away from each other. The larger F is, the longer is the spring, and hence the more it will
try to push the vertices away from each other. However, if F is chosen to be too large,
then (D will be relatively small and hence the attractive force between adjacent vertices
will not be enough to pull the vertices together.
Once all the edges are assigned springs between them, and the natural lengths of the
springs are determined, the algorithm proceeds to minimize the total energy of the overall
configuration. The energy is minimized when springs are least extended or compressed.
Hence adjacent nodes which are far away try to come close together because the spring
between them is extended (length > D). On the other hand, non-adjacent nodes which are
close together try to push apart due to the long spring between them which is contracted
(length < F) . At every iteration of the algorithm (Figure 4.3), the attractive and repulsive
forces between the different vertices are calculated and the summation of all the forces on
any single vertex is used to move that vertex in the direction of the resultant force. The
iterations continue until a configuration of minimum energy is reached. The number of
crossing edges is reduced since crossing edges increase the energy of the system. The
energy of the system can be calculated by using the following summation:
n-1 n7 2
E=Y X7kp-p -1 (1)
t=1 j=i+1
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Particles on a plane pi, P2, ... Pn represent vertices vi, V2 , ... Vn. li is the natural
length of the spring between vi and vJ and is defined as I U = L x dy, where L is the desired
length of the edge in the layout and du is the shortest length path between vi and v in the
graph. The strength of the spring between vi and v i is kg, and is defined as kg = K / dg 2
where K is a constant [Sim96].
The algorithm is summarized by the following pseudo-code.
1. compute dw for 1 ij n;
2. compute l# for 1 ij n;
3. compute kw for 1 ij n;
4. initialize pi, p2, pn
5. while (max Ai> s)
6. let pm be the particle satisfying Am= max Ai;
7. while ( Am> s)
8. compute 8x and 6y;
9. Xm - Xm+ 6 X
10. yM <- ym+ 6 y
11. end while
12. end while
Figure 4.3. Spring Embedder pseudo-code [Sim96]
In the above pseudo code, 8x and 5x, are the incremental changes in the positions of
the vertices. They are calculated by using the resultant force An added benefit from the
imaginary springs of length F between the non-adjacent vertices is that they limit the
overall size of the layout.
4.2 Graphing Optimizer
A modified version of the spring embedder algorithm was derived and implemented
as a graphing optimizer for our tool. The reason for using a modified version is the
extensive computational demands of the original spring embedder algorithm. Derivatives
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are used to make incremental changes in the positions of the masses (nodes). These
derivatives include divisions and are performed O(n2) number of times where n is the
number of nodes. In order to reduce the computational complexity, the modified version
reduces the number of derivatives required by taking derivatives with the surrounding
nodes only.
The difference in this modified version is that it removes some calculations that do
not contribute significantly to the displacements. For example, in step 8 (Figure 4.3), the
calculations with the distant non-adjacent nodes are not performed due to their small
attractive/repulsive effect; the springs are long for non-adjacent nodes and since they are
distant, the force exerted by the springs is minimal. Computing the 6x and 8y is costly
due to the divisions that need to be performed. By reducing some of these calculations,
the computation time is reduced.
The code used to generate Figure 4.1 is shown again below in Figure 4.4 after
running the code through the graphing optimizer.
Figure 4.4. Cob-Web problem from Figure 4.1 solved
An additional benefit that was only realized after implementation is the symmetry
that results from using the spring embedder algorithm. As will be shown in chapter 5, a
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case study revolved around showing these symmetries that arise and the advantage that
they provide to the programmer in understanding the system behavior.
The bottleneck for the tool in terms of time consumption lies in the graphing
optimizer. As the FSMs grow in size, i.e. number of states, the graphing optimizer takes
longer to calculate the optimal placements. This however is not an obstacle when viewed
from the vantage point of the Gurkh-project as a whole. The graphing of the states and
their transitions, and more specifically optimizing their placements is an aesthetic luxury
used to increase the comprehensibility of the diagram. However, when incorporated into
the Gurkh-project, this luxury is no more necessary and hence the bottleneck is removed.
Also, the fact that model-checking is so computational expensive, the O(n 2) cost
accounted for by the graphing optimizer becomes insignificant when seen from the model
checking process as a whole.
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5. Tests and Results
This section presents an example of a transformation followed by two case studies
performed and the results that were attained.
5.1 Example 1
The following VHDL code (Figure 5.1) is a section extracted from a VHDL file that
was used for a test.
The code is part of a VHDL file representing an FSM which describes a memory
read. After running the full VHDL code through the tool and then viewing the resulting
XML file using Uppaal, the representation shown in Figure 5.2 was the result.
In the example VHDL file, lines 21 to 24, we can see that when in state Read, if the
input Bus2IPCS is 0 and ReadB is also 0, then we leave state Read and go to state
Read2. As well as transitioning, the signal Bus2IP_CS and LoadA both change values to
0 and 1 respectively. This is seen very clearly in the FSM shown in the Uppaal snapshot.
We now can using Uppaal, assert certain timing constraints and make sure that our
VHDL code adheres to them. For example, we can test whether or not the system will
experience deadlock during runtime or whether certain states are reachable.
50
Figure 5.1. Section of VHDL test file
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1 BEGIN
PROCESS (Resetn, Clock)
BEGIN
IF Resetn = '0' then
5 y <= A;
ELSIF (Clock'EVENT AND Clock = '1') then
CASE state IS
WHEN idle =>
state <= read;
10 WHEN read=>
IF (RxAv='O') then
ReadB<='0';
end if;
IF (IP2Bus ack='1' AND Bus2IP_CS='1') then
15 Bus2IP_CS<='0';
txdatareg(3)<=IP2BusData(24 to 31);
txdatareg(2)<=IP2BusData(16 to 23);
txdatareg(1)<=IP2BusData(8 to 15);
txdatareg(0)<=IP2BusData(0 to 7);
20 end if;
IF (Bus2IP CS='0' AND ReadB='0') then
Bus2IP_CS<='0';
LoadA <= '1';
state <= read2;
25 ELSE
state <= read;
end if;
WHEN read2=>
IF (TxBusy='1') then
30 LoadA <= '0';
state<=read3;
ELSE
state<=read2;
end if;
I(!RxAv=)0ANDRxData PCIOSE)
SIGNALS: RcadB=0 ) r r
I[FfRxAv ) I1
SIGNALS: ReadBl
T ('rxBusy=:0 AND buffereti-others)
SIGNAL S: bufferent huffernt+ci I
a read3
Qx(1 Ipyy=0 AND bufftrcint0l1I"
SIGNALS: hufferen buffercnt+1
AND TxData txdata-rCg3 AND LoadA 1
i (Tus2IP_CS 0 AND RcadB=0)
SIGNALS: Bus2IPCS=0 AND LoadA=1
Figure 5.2. Resulting FSM representation of VHDL test file in Figure 5.1
5.2 Test Case 1
In this test case, we are trying to show how model checking can be applied on the
extracted models. A VHDL program is used that contains three state machines shown in
Figures 5.3, 5.4 and 5.5.
One of the state machines, Figure 5.3, is a readstatemachine and is used to read
something information from memory. The state machine first checks to see if the bus is
free and if so, takes control and issues a read command.
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CASE y IS
WHEN RESET =>
IF read = '1'AND erase = '0' THEN
y <= PREPAREFORREAD;
ELSE y <= RESET;
END IF;
WHEN PREPARE FOR READ =>
IF busclear = '0' THEN
y <= READ; busClear <= '1';
ELSE y <= PREPAREFORREAD;
END IF;
WHEN READ =>
y <= CLEAR BUS;
read <= '0';
WHEN CLEARBUS =>
y <= RESET;
busClear <= 0;
END CASE;
Figure 5.3. Read FSM
A second state machine, Figure 5.4, is an erasestatemachine and does a similar as
the readstate machine but instead attempts to erase information from memory.
CASE q IS
WHEN RESET =>
IF erase = '1'AND read = '0' THEN
q <= PREPAREFORERASE;
ELSE q <= RESET;
END IF;
WHEN PREPAREFORERASE =>
IF busclear = '0' THEN
q <= ERASE; bus-clear <= '1';
ELSE q <= PREPAREFORERASE;
END IF;
WHEN ERASE =>
q <= CLEARBUS;
erase <= '0';
WHEN CLEARBUS =>
q <= RESET;
busClear <= 0;
END CASE;
Figure 5.4. Erase FSM
The third state machine, Figure 5.5, is the bus controller and decides which of the
other two state machines gets control of the bus.
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CASE user IS
WHEN RESET =>
user <= Erasing;
erase <= '1';
WHEN Erasing =>
IF erase = '0' THEN
user <= Reading; read <= '1';
ELSE user <= Erasing;
END if;
WHEN Reading =>
IF read = '0' THEN
user <= Erasing;
erase <= '1';
ELSE user <= Reading;
End if;
END CASE;
Figure 5.5. User FSM
The VHDL code for these three state machine was run through the VAT tool and the
formal model was presented to Uppaal. The generated FSMs are shown in Figures 5.6-5.8
below.
PREPAREFORREAD
us-ckeax-O
_c lex: 
=1
READ
read:= 0
Figure 5.6. Read FSM
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PREPAREFOR_ERASE
erase:= 0
Figure 5.7. Erase FSM
RESET
1
Erasing
read:= ) ete:= 1
Reading
Figure 5.8. User FSM
The Uppaal verifier was then used to check whether or not certain assertions hold. A
snapshot of the verifier screen is shown in Figure 5.9. The four assertions will now be
explained in detail to give the readers an idea of the type of assertions that can be verified.
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All the statements are modified versions of propositional logic. The A[ ] and E<>
symbols are quantifiers and represent the "for all" and the "there exists" quantifiers.
- A[ ] not deadlock: this assertion states that for all possible states the different state
machines can be in, there will not be deadlock. This is an extremely important
property to verify especially in embedded systems where deadlock could mean the
halting of a mission and the loss of reliability in the system.
- E<> yl.READ: This assertion uses the "there exists" quantifier to check where or
not state machine y is ever in the READ state. We might want to use such assertions
to see whether certain states that should be reached are indeed reachable, or to find
states that are unneeded states which can be discarded (a form of optimization).
- E<> (yl.READ and ql.ERASE): this will check whether it will ever be the case
(notice unlike for the A[] quantifier, the term never is not used) that state machine y
will be in the READ state and machine q will be in the ERASE state. As one can see,
this is an important property to test for in this particular system. The verifier will
then explore the state space and then either verify that the assertion holds or give a
counter example to why it does not.
System Editor I Simulator Verifier
Overview
POE> not(y.READ and ql.ERASE)
PiA[] not deadlock
c:) A ] y.PEA
Figure 5.9. Snapshot from Uppaal Model Checker
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5.3 Test Case 2
In this test case, the proper functionality of the tool was tested. The test subject was a
person who had been designing and implementing VHDL specifications for some time
(almost 6 years). The test subject had developed some code for a PowerPC port. The
VHDL code was run through the tool, and then the formal model was viewed using
Uppaal. The test subject was able to verify that the model represented the code exactly.
He also confirmed that it was easier to look at the different sections of the finite state
machine then to look at the code to find errors.
In a set of test runs, the code was modified to seed errors without notification of the
test subject. The test validated that the seeded errors could be caught by inspecting the
formal model.
There was also another benefit that was realized due to the algorithm we have chosen
for the graphing optimizer (Spring Embedder). As mentioned in section 4, the algorithm
works by bringing nodes that have edges between them closer, and pushing nodes that do
not have edges between them away from each other. This causes clusters of states as
shown in Figure 5.10 below.
Figure 5.10. Cluster of states
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This symmetrical distribution causes states that have transitions between them to
group together, separated from other clusters. Therefore, even as the systems we are
formalizing become more complex and hence have more states, this symmetry causes the
formal model to be organized in such a fashion that we have hierarchal distributions
which are easy to read. This was realized in this experiment, when the code that was used
was large, but the formal model was still very readable. The test subject had to scroll to
different sections of the code, where states that were closely related were clustered
together. When that part of the formal model was in focus on the computer screen, it
could easily be analyzed separate from the other clusters.
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6. Conclusions
Embedded systems have become an integral part of the systems we use today. These
types of systems are constrained by both stringent time requirements and limited resource
availability. Traditionally, high-integrity embedded systems operated on well understood
hardware platforms. The emergence of inexpensive FPGAs (Field Programmable Gate
Arrays) and ASICs (Application Specific Integrated Circuits) as operational platforms for
embedded software, has resulted in the system developer having to verify both the
hardware and the software components. The stringent processes used over the system
development lifecycle have to be augmented to account for this paradigm shift. One
possible approach is to create a homogenous formal model that accounts for both the
hardware and the software components of the system.
One of the goals of the thesis was to provide the system developer with verification
and validation approaches other than testing. VAT provides two alternative techniques
for system verification and validation: model-checking and manual inspection. The finite
state machine representations that VAT extracts from VHDL specifications can be
model-checked using Uppaal, and the graphing optimizer provides a visualization of the
formal model for manual inspection.
One of the limitations of existing tools is the lack of modularity and their inability to
adapt to changing user requirements. The design of the VAT tool has accounted for this
need for extensibilitiy. VAT can be easily extended to other hardware description
languages, as syntax specific information is present only in the primary stage: the
tokenizer. The rest of the steps in the transformation process are specific to extracting a
formal model, storing it in an intermediate format, and then grooming it to be fit for the
target model checker. VATs transformation process is transparent and easy to
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understand. This enables both the academic and industrial communities to further extend
the tool and its capabilities to meet both research as well as development goals.
The tool was tested with various VHDL files as inputs. The test files included actual
software taken from different applications which included port interfaces, bus controllers
and other similar applications. These tests are important because they increase the
confidence attributed to the proper operation of the tool.
In the overall context of the Gurkh project, the VAT tool provides a critical link that
performs the formal model extraction. The formal model of a VHDL specification in
combination with the monitoring chip, can greatly enhance the safety of the whole
system by assuring that errors that would otherwise go on undetected will be caught in
due time.
Future work will include using program analysis to automatically derive assertions
from the VHDL specifications. This automated analysis will act as a supplement to the
system developer specified assertions. Research has to be carried out to determine the
right combination of automatically generated assertions and system designer generated
assertions.
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8. Appendix A
This appendix contains the definition files (.ads) for the different packages
comprising the VAT tool. There are nine definition files:
- ConditionalListHandlers.ads
- OutputFunctions.ads
- ParserTypes.ads
- StatementHandlers.ads
- TableSetupFunction.ads
- TableWriteFunctions.ads
- TruthTableGrapher.ads
- Graphing4.ads
The pre and post conditions are provided for the different functions and procedures.
CONDITIONALLISTHANDLERS.ADS
package conditionallistHandlers is
FUNCTION TypeOf Conditional
Pre: A pointer to a conditional node.
Post: Returns type of conditional node.
function Type_Of__Conditional (
Word : in Wide_StringPtr;
SignalList : SignalListNodePtr;
InputListHeadPtr: InputListNodePtr;
OutputListHeadPtr: Output_ListNodePtr
return Conditional_Type;
67
PROCEDURE CopyConditionalList
Pre: A list of type ConditionalNodePtr.
Post: Returns a copy of the list.
procedure CopyConditionalList
Listl in ConditionalNodePtr;
List2 : out ConditionalNodePtr );
PROCEDURE AddConditionalLists
Pre: Two lists of type ConditionalNodePtr.
Post: Returns the second list as the concatenation of the two lists.
procedure AddConditionalLists(
ConditionalList: in out ConditionalNodePtr;
NewList: in ConditionalNodePtr);
FUNCTION Just Negation
Pre: A conditional list.
Post: Returns true if the conditional list if a negation list.
function justnegation(
ConditionalList: ConditionalNodePtr) return boolean;
FUNCTION AddElementToConditionalList
Pre: A conditional list and a conditional node.
Post: Returns new list with node attached to original list.
function AddElementToConditionalList (
ConditionalList : ConditionalNodePtr;
type_of_conditionalvariable : ConditionalNodeType;
Name : WideStringPtr;
Operator:WideString_Ptr;
value : WideString_Ptr) return ConditionalNodePtr;
PROCEDURE PrintConditionalList
Pre: A conditional list.
Post: Prints contents of list to console.
procedure PrintConditionalList
Listl : ConditionalNodePtr);
68
PROCEDURE AppendElementToConditionalList
Pre: A conditional list and a conditional node.
Post: Adds node to list and returns updated list.
procedure AppendElementToConditionalList
Listl : in out ConditionalNodePtr;
type_of_conditionalvariable : ConditionalNode Type;
Name : Wide StringPtr;
Operator:WideStringPtr;
value : WideString_Ptr);
end conditional list Handlers;
OUTPUT FUNCTIONS.ADS
package OutputFunctions is
PROCEDURE Print_ SignalNames
Pre: Signal list must be complete (signals in file must have been collected).
Post: Lists all signal names onto output (ex: screen).
procedure PrintSignalNames (Signal_List : Signal ListNode_ Ptr);
PROCEDURE PrintInputNames
Pre: Input variable list must be complete (input variables in file must have been collected).
Post: Lists all input variable names onto output (ex: screen).
procedure PrintInputNames(InputList : Input List Node Ptr);
PROCEDURE PrintOutput Names
Pre: Output variable list must be complete (output variables in file must have been
collected).
Post: Lists all output variable names onto output (ex: screen).
procedure PrintOutputNames (Output_List : OutputListNodePtr);
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PROCEDURE PrintTableInfo
Pre: All pointers are stored in files.
Post: Lists all pointers in a single table onto output (ex: screen).
procedure PrintTableInfo(State_VariableList: Statevariable-ptr);
end OutputFunctions;
PARSER TYPES.ADS
package parsertypes is
MAXIMUMSTRINGLENGTH : CONSTANT INTEGER := 200;
subtype Lines is String(l..MAXIMUM _STRING LENGTH);
Tab: Character := Character'Val (9);
type wide stringptr is access wideString;
type ConditionalType is
(InputVariable,
Output _Variable,
StateVariable,
NONE);
type StatementType is
(IfStatement,
CaseStatement,
OutputAssignment_Statement,
State AssignmentStatement,
Signal AssignmentStatement,
UnknownStatement
type ConditionalNodeType is
(InputConditional,
SignalConditional);
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* THIS IS USED AS A LIST OF THE INPUT VALUES THAT CAUSE A
CERTAIN TRANSITION OR OUTPUT VALUE
type InputValueNode;
type InputValueNodePtr is access InputValueNode;
type InputValueNode is
record
Input Name : widestring_ptr;
Input Value : Integer;
Next : InputValueNodePtr;
end record;
* THIS IS USED AS A LIST OF THE SIGNAL VALUES THAT CAUSE A
CERTAIN TRANSITION OR OUTPUT VALUE
type SignalNameValueNode;
type SignalnameValueNodePtr is access SignalNameValueNode;
type SignalnameValueNode is
record
Signal Name : wide stringptr;
Signal Value : wide stringptr;
priority : integer;
Next : SignalNameValueNodePtr;
end record;
* THIS IS USED AS A LIST OF THE INPUT VALUES AND SIGNAL
VALUES THAT CAUSE A CERTAIN TRANSITION OR OUTPUT VALUE
type ConditionalNode;
type ConditionalNodePtr is access ConditionalNode;
type ConditionalNode is
record
Type_OfNode : ConditionalNode_Type;
Name : Wide String_Ptr;
Operator: WideStringPtr;
Value : widestringptr;
Next ConditionalNodePtr;
end record;
N THIS IS USED AS A LIST OF ALL THE INPUT VARIABLES IN THE
AUTOMATA
type Input_ListNode;
type Input_ListNodePtr is access InputListNode;
type Input_ListNode is
record
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InputName : widestring_ptr;
Next : Input_ListNodePtr;
end record;
M THIS IS USED AS A LIST OF ALL THE OUPUT VARIABLES IN THE
AUTOMATA
type Output ListNode;
type OutputListNodePtr is access Output ListNode;
type OutputListNode is
record
OutputName : wide stringptr;
Next : Output_ListNodePtr;
end record;
* THIS IS USED AS A LIST OF ALL THE SIGNALS IN THE AUTOMATA
type Signal_ListNode;
type Signal_ListNodePtr is access SignalListNode;
type Signal_ListNode is
record
Signal Name : wide stringptr;
Next : SignalListNodePtr;
end record;
* This represents the value of an output variable
corresponding to a combination of input values
type Output ValueNode;
type Output ValueNode Ptr is access OutputValueNode;
type Output ValueNode is
record
InputCombinations : ConditionalNodePtr;
OutputValue : WIdeStringPtr;
Next : OutputValueNodePtr;
end record;
N Each output variable has one of these which represents an
output column in a truth table
type OutputColumn;
type OutputColumnPtr is access OutputColumn;
type OutputColumn is
record
Output Name : widestringptr;
OutputValueListHeadPtr : OutputValueNodePtr;
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Next Output_ColumnPtr;
end record;
type SignalValueNode;
type Signal_ValueNodePtr is access SignalValueNode;
type SignalValueNode is
record
Input_Combinations : ConditionalNodePtr;
Signal Value : WIdeString Ptr;
Next : SignalValueNodePtr;
end record;
type Signal_Column;
type Signal_ColumnPtr is access SignalColumn;
type Signal_Column is
record
Signal Name : widestringptr;
SignalValueListHeadPtr : SignalValueNodePtr;
Next : Signal_ColumnPtr;
end record;
* Each next state variable has one of these which represents a
column in a truth table
type NextStateNode;
type NextStateNodePtr is access NextStateNode;
type NextStateNode is
record
Conditions : Conditional NodePtr;
NextStateName : widestringptr;
priority : integer;
Next : NextStateNodePtr;
end record;
type Row;
type RowPtr is access Row;
type Row is
record
PresentState : widestringptr;
NextStateHeadPtr : NextStateNodePtr;
Output ColumnListPtr : OutputColumnPtr;
SignalColumnList_ptr : SignalColumnPtr;
LocationX : Integer;
LocationY : Integer;
Next : RowPtr;
GlobalPriorityCounter : integer := 0;
end record;
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type State__VariableNode;
type State_VariablePtr is access StateVariableNode;
type State_VariableNode is
record
Signal Name : WideString_Ptr;
StartState : WideString_Ptr;
Truth Table Row Ptr;
Next : StateVariablePtr;
end record;
type Signal_ EquivalencyList;
type SignalEquivalencyListPtr is access
S ignal _EquivalencyList;
type SignalEquivalencyList is
record
Signal Name : WideStringPtr;
EquivalentSignal : WIdeStringPtr;
Next SignalEquivalencyList_Ptr;
end record;
State variable list : State variablePtr := null;
StateEquivalency list : Signal Equivalency List_Ptr := null;
end parser_types;
PARSING FUNCTIONS.ADS
package ParsingFunctions is
PROCEDURE Get Next Word
Pre: Located at some point in input file.
Post: All delimiters, spaces, tabs, parenthesis, semicolons, colons, commas, equal signs,
and less than and greater than signs, have been ignored. String following those characters
has been extracted. Cursor is exactly after last non-delimiter character.
procedure Get _Next _Word (Input: in Ada.TextIo.File _Type; Delimiter: in
Character; Word: out Lines; Length: out Integer; Eof: out Boolean);
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FUNCTION GetNext Operator
Pre: Located at some point in input file.
Post: Extracted all equal signs, and less than and greater than signs. All other characters
are ignored.
function GetNextOperator (Input in Ada.TextIo.FileType)
return WideStringPtr;
FUNCTION NextWord
Pre: Located at some point in input file.
Post: All delimiters, spaces, tabs, parenthesis, semicolons, colons, commas, equal signs,
and less than and greater than signs, are delimiters. Strings following or preceding those
characters ae extracted. Cursor is exactly after last non-delimiter character.
function NextWord (Input: in Ada.TextIo.FileType; Delimiter: in
Character) return WideString_Ptr;
PROCEDURE SpecialGetNextWord
Pre: Located at some point in input file.
Post: String formed by all characters after first delimiter excluding commas, spaces, tabs.
procedure Special GetNextWord (Input: in Ada.TextIo.File_Type;
Delimiter: in Character; Word: out Lines; Length: out Integer; Eof: out
Boolean);
PROCEDURE FindWord
Pre: Located at beginning of input file.
Post: Identifies first occurrence of word in file. Cursor is exactly before first character of
word.
procedure FindWord (Input in out Ada.TextIo.FileType;
SearchWord : in String; eof: out boolean);
---------------------------------------------------------------------------------------
FUNCTION FindNextMatchingWord
Pre: Located at some point in input file.
Post: Identifies next matching word in file. Cursor is exactly before first character of
matching word.
function FindNextMatching_Word (Input : in Ada.TextIo.FileType;
SearchWord : in String ) return integer;
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PROCEDURE FindNextConditionalAdjective
Pre: Located at some point in input file.
Post: Finds next conditional adjective. Cursor is exactly before first character of
conditional adjective.
procedure FindNextConditionalAdjective (Input: in
Ada.TextIo.FileType; Word: out Lines; WordLength: out Integer; Eof:
out Boolean);
PROCEDURE FindNext VariableOrThen
Pre: Located at some point in input file.
Post: Found next variable or conditional statement "then". Cursor is exactly before first
character of word found.
procedure FindNextVariableOrThen (Input: in Ada.TextIo.File_Type;
InputList HeadPtr : in Input ListNodePtr; SignalList : in
Signal_List_NodePtr; Word: out Lines; Word Length: out Integer; Eof:
out Boolean; type ofconditional-variable : out ConditionalNodeType);
PROCEDURE Find Next State Name
Pre: Located at some point in input file.
Post: Finds next state name. Cursor is exactly before first character of state name.
procedure FindNextStateName (Input: in Ada.TextIo.File_Type; Word:
out Lines; WordLength: out Integer; Eof: out Boolean; RowHead:
Row Ptr);
PROCEDURE FindNextMatchingCharacter
Pre: Located at some point in input file.
Post: Cursor is exactly after last matching character retrieved.
procedure FindNExtmatchingCharacter (
Input : in Ada.TextIo.FileType;
Char: in Character );
FUNCTION Compare Words
Pre: Located at some point in input file.
Post: Compared two words and returned true if equal, false if not.
function CompareWords(
Stringl : String;
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String2 : String) return Boolean;
PROCEDURE GetUntil
Pre: Located at some point in input file.
Post: All delimiters, apostrophes, tabs, parenthesis, equal signs, less than and greater than
signs, spaces, and concatenation signs are ignored. String following those characters is
extracted. Cursor is exactly after last non-delimiter character.
procedure Getuntil (Input : in Ada.TextIo.FileType;Delimiter:
in Character;Word:out Lines;Length:out Integer;Eof:out Boolean );
PROCEDURE FindEndFor
Pre: Located at some point in input file.
Post: Finds end of input file. Cursor is exactly after last character of input file.
procedure FindEndFor(
Input in Ada.TextIo.FileType;
String1 String);
end Parsing_Functions;
STATEMENTHANDLERS.ADS
package StatementHandlers is
PROCEDURE ProcessIfStatement
Pre: Located at after the IF construct.
Post: Processes the IF statement.
procedure ProcessIfStatement
Input : in Ada.TextIo.File_Type;
Stat e_Info: Signal NameValueNodePtr;
ConditionalList: Conditional NodePtr;
Input ListHeadPtr: InputListNodePtr;
SignalList : SignalListNodePtr;
OutputListHeadPtr: OutputListNodePtr);
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PROCEDURE ProcessStateAssignmentStatement
Pre: Located at beginning of state assignment statement.
Post: Processes the state assignement statement.
procedure ProcessStateAssignmentStatement(
Input : in Ada.TextIo.FileType;
StateInfo: SignalNameValueNodePtr;
ConditionalList: in ConditionalNodePtr;
FirstWord: WideString_Ptr);
PROCEDURE Process Output AssignmentStatement
Pre: Located at beginning of output assignment statement.
Post: Processes the output assignement statement.
procedure Process_OutputAssignmentStatement(
Input : in Ada.TextIo.File Type;
StateInfo: SignalNameValueNodePtr;
Conditional_List: in ConditionalNodePtr;
FirstWord: WideStringPtr);
PROCEDURE Process Signal AssignmentStatement
Pre: Located at beginning of signal assignment statement.
Post: Processes the signal assignement statement.
procedure ProcessSignal AssignmentStatement(
Input : in Ada.TextIo.FileType;
StateInfo: SignalNameValueNodePtr;
Conditional_L ist: in ConditionalNodePtr;
First Word: WideStringPtr);
FUNCTION ProcessStatement
Pre: Located at beginning of any statement.
Post: Function finds out the nature of the statement and makes a call to one of the
specialized handling functions.
function ProcessStatement(
Input : in Ada.TextIo.FileType;
StateInfo: Signal NameValueNodePtr;
Conditional_List: ConditionalNodePtr;
InputListHeadPtr: InputListNodePtr;
SignalList : Signal ListNodePtr;
OutputListHeadPtr: OutputListNodePtr ) return integer;
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PROCEDURE ProcessCase _Statement
Pre: Located at beginning of CASE statement, right after the CASE.
Post: Processes the WHEN clauses of the CASE statement.
procedure ProcessCaseStatement(
Input : in Ada.TextIo.FileType;
StateInfo: SignalNameValueNodePtr;
Conditional__List: ConditionalNodePtr;
StateVariableName: out WideStringPtr;
SignalList : SignalListNodePtr;
InputListHeadPtr: InputListNodePtr;
OutputListHeadPtr: OutputListNodePtr );
FUNCTION TypeOf Statement
Pre: Takes a token as an input.
Post: Function finds out the type of statement the token represents and returns the type.
function Type_OfStatement(
StateInfo: Signal NameValueNodePtr;
FirstWord : in WideStringPtr;
SignalList : SignalListNodePtr;
Input__ListHeadPtr: Input ListNodePtr;
OutputListHeadPtr: Output ListNodePtr ) return
StatementType;
end StatementHandlers;
TABLESETUPFUNCTIONS.ADS
package TableSetup_Functions is
PROCEDURE Input Output Variables
Pre: Located at beginning of input file.
Post: Creates signal list containing names of all signal variables.
procedure InputOutput Variables (Input : in out
Ada.TextIo.File Type; Input_ListHeadPtr : in out InputList_NodePtr;
Output_ListHeadPtr : out Output ListNodePtr);
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PROCEDURE Signals
Pre: Located at beginning of input file.
Post: Creates signal list containing names of all signal variables.
procedure Signals (Input : in out Ada.TextIo.FileType;
Signal_List : out Signal__ListNode Ptr );
----------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------
PROCEDURE Create Output Column
Pre: Output column does not exist.
Post: Creates output column for a particular truth table.
procedure CreateOutputColumn (OutputListHeadPtr : in
Output_ListNodePtr; Output_ColumnListPtr : out OutputColumnPtr);
--------------------------------------------------------------------
--------------------------------------------------------------------
PROCEDURE Create Signal Column
Pre: Signals column does not exist.
Post: Creates signals column for a particular truth table.
procedure CreateSignal_Column (signal_list _Headptr : in
signalListNodePtr; signal_ColumnList_ Ptr : out signalColumnPtr);
--------------------------------------------------------------------
--------------------------------------------------------------------
PROCEDURE AddRow
Pre: No Row for particular state.
Post: Adds a row for a new state in a particular truth table.
procedure AddRow (
OutputListHeadPtr : OutputListNodePtr;
signalListHeadPtr : signalListNodePtr;
StateVariable : Wide String_Ptr;
State__Name : WideStringPtr;
StateVariableList : in out State VariablePtr);
--------------------------------------------------------------------
--------------------------------------------------------------------
PROCEDURE Create StateVariableEntry
Pre: State variable is needed.
Post: Creates state variable entry.
procedure CreateStateVariableEntry(StateVariable list : in out
StateVariableptr; SignalName : WideStringptr);
-------------------------------
end tableSetup functions;
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TABLEWRITEFUNCTIONS.ADS
package TableWriteFunctions is
PROCEDURE FillInTransition
Pre: Transition not entered
Post: Enters a transition in the next state column of the truth table
procedure FillInTransition (
StateInfo: SignalNameValueNodePtr;
NextState : in WideString_Ptr;
ConditionsList ConditionalNodePtr;
State Variablelist: StateVariableptr );
PROCEDURE FillIn OutputValue
Pre: Output Assignment function not entered
Post: Enters an output assignment function into truth table
procedure FillInOutputValue (
StateInfo: SignalNameValueNodePtr;
OutputName : in WideStringPtr;
OutputValue : in Wide String_Ptr;
Conditions List : ConditionalNode_ Ptr;
StateVariablelist: StateVariableptr);
----------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------
PROCEDURE FillIn Signal Value
Pre: Signal Assignment function not entered
Post: Enters a signal assignment function into truth table
procedure FillInSignal Value (
StateInfo: SignalNameValueNodePtr;
Signal__Name : in WideStringPtr;
SignalValue : in Wide StringPtr;
ConditionsList : ConditionalNodePtr;
StateVariablelist: StateVariable_ptr );
-------------------------------
end tableWrite-functions;
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TRUTHTABLEGRAPHER.ADS
package TruthTableGrapher is
PROCEDURE Grapher
Pre: There is at least one truth table.
Post: All truth tables are graphed.
procedure Grapher (Statelist : in out State variable-ptr);
end TruthTableGrapher;
GRAPHING4 .ADS
package graphing4 is
Tab: Character := Character'Val (9);
type Node is
record
X : double;
Y : double;
Dx : double;
Dy : double;
Initial : Boolean := False;
Urgent : Boolean := false;
Committed : Boolean := false;
Name : Wide String_Ptr;
Invariant : Wide_StringPtr;
end record;
type Edge is
record
from : integer;
to : integer;
len : double;
end record;
Nnodes :Integer := 1;
Nedges :Integer := 1;
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type Node Array is array(Integer range <>) of Node;
Nodes : NodeArray(l..300);
type EdgeArray is array(Integer range <>) of Edge;
Edges : EdgeArray(1. .300);
FUNCTION FtoS
Pre: Takes a float as an input.
Post: Function returns a String representation of the float.
function FtoS (F : Float ) return String;
FUNCTION Addnode
Pre: Takes state information as an input.
Post: Adds a corresponding node representing the state.
function Addnode (Name : in WideStringPtr; Invariant
wide string_ptr:= null; Urgent
boolean false; Committed : boolean := false; Initial
boolean false) return Integer;
FUNCTION Findnode
Pre: Takes state information as an input.
Post: Return corresponding node ID.
function Findnode (Name : in Wide String Ptr) return Integer;
PROCEDURE addedge
Pre: Takes in id's for two nodes and a length Len.
Post: Adds an edge between them with length Len.
procedure addEdge (from in WideStringPtr;
to in WideStringPtr;
Len Double
PROCEDURE Relax
Pre: Takes in a seed for a random generator. Graph info must exist in data structures.
Post: Applies the modified Spring Embdder algorithm to the graph resident in the data
structures.
procedure Relax (Seed : in
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Ada.Numerics.FloatRandom.Generator);
PROCEDURE Findlocation
Pre: Takes in the name of a state and two integers X and Y.
Post: Stores coordinates of node representing the state in the X and Y integers.
procedure Findlocation(name : wide stringptr; X : out
integer; Y out integer);
Seed : Ada.Numerics.FloatRandom.Generator;
end graphing4;
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9. Appendix B
Appendix B contains the code (.adb) for the different packages comprising the VAT
tool. There are nine files in total:
- ConditionalListHandlers.adb
- OutputFunctions.adb
- StatementHandlers.adb
- TableSetupFunction.adb
- TableWriteFunctions.adb
- TruthTableGrapher.adb
- Graphing4.adb
- ParserAdvanced6.adb
CONDITIONALLISTHANDLERS.ADB
package body Conditional ListHandlers is
function TypeOf_Conditional
Word : in WideStringPtr;
Signal_List : Signal_ListNodePtr;
Input_ListHeadPtr: Input_List_ NodePtr;
OutputListHeadPtr: Output_ListNodePtr ) return
ConditionalType is
Ptrl : Input ListNodePtr;
Ptr2 : OutputListNodePtr;
Ptr3 : SignalListNodePtr;
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begin
Ptr3:= Signal_List;
loop
exit when Ptr3 = null;
if
(Compare Words(WideString_To_String(Ptr3.SignalName.all,1),
WideStringToString(Word.all,l))) then
return StateVariable;
end if;
Ptr3 := Ptr3.Next;
end loop;
Ptrl:= InputListHeadPtr;
loop
exit when Ptrl = null;
if (Compare_Words(WideStringToString(Ptrl.InputName.all,1),
WideStringToString(Word.all,1))) then
return InputVariable;
end if;
Ptrl := Ptrl.Next;
end loop;
Ptr2:= OutputListHeadPtr;
loop
exit when Ptr2 = null;
if(CompareWords(WideStringToString(Ptr2.Output Name.all,1),
WideStringToString(Word.all,l))) then
return OutputVariable;
end if;
Ptr2 := Ptr2.Next;
end loop;
return NONE;
end TypeOfConditional;
procedure Copy Conditional List (
Listl in ConditionalNodePtr;
List2 out ConditionalNodePtr ) is
Temp : ConditionalNodePtr;
Temp1 : ConditionalNodePtr;
Temp2_TAIL ConditionalNodePtr;
begin
if (Listl = null) then
List2 null;
else
Temp List1;
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Temp1 := new ConditionalNode;
Templ.Name := Temp.Name;
Templ.Operator := Temp.Operator;
Templ.Value Temp.Value;
Templ.Next null;
List2 := Temp1;
Temp2_TAIL := Templ;
loop
Temp := Temp.Next;
exit when Temp = null;
Temp1 := new ConditionalNode;
Templ.Name := Temp.Name;
Templ.Operator := Temp.Operator;
Templ.Value := Temp.Value;
Templ.Next null;
Temp2_Tail.Next := Temp1;
Temp2 Tail := Templ;
end loop;
end if;
end CopyConditionalList;
procedure AddConditionalLists(
ConditionalList: in out ConditionalNodePtr;
NewList: in ConditionalNodePtr) is
TempPtr : ConditionalNodePtr;
begin
if (ConditionalList = null) then
ConditionalList := NewList;
else
TempPtr := conditionalList;
loop
exit when TempPtr.next = null;
TempPtr := TempPtr.Next;
end loop;
TempPtr.Next := newList;
end if;
end AddConditionalLists;
function Just Negation(
ConditionalList: ConditionalNodePtr) return boolean
is
TempPtr : ConditionalNodePtr;
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begin
TempPtr := conditionalList;
loop
exit when TempPtr = null;
if (TempPtr.Name.All(l) /= '*') then
return false;
end if;
TempPtr := TempPtr.Next;
end loop;
return true;
end JustNegation;
function AddElement ToConditionalList (
ConditionalList : ConditionalNodePtr;
type ofconditionalvariable : ConditionalNode_Type;
Name : WideStringPtr;
Operator:Wide StringPtr;
value : WideStringPtr) return ConditionalNodePtr is
TempPtr : ConditionalNodePtr;
Templ : ConditionalNodePtr;
Listl ConditionalNodePtr;
begin
CopyConditionalList(ConditionalList,Listl);
TempPtr := new ConditionalNode;
TempPtr.Type_OfNode := type_of_conditionalVariable;
TempPtr.Name := Name;
TempPtr.Operator := Operator;
TempPtr.Value Value;
TempPtr.Next := null;
if (List1 = null) then
Listl := TempPtr;
else
Templ := Listl;
loop
exit when Templ.next = null;
Templ := Templ.next;
end loop;
Templ.next := Temp_Ptr;
end if;
return Listl;
end AddElementToConditionalList;
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procedure PrintConditionalList (
List1 ConditionalNodePtr) is
TempPtr ConditionalNodePtr;
Tempi : ConditionalNodePtr;
begin
if (List1 = null) then
Ada.TextIO.PutLine("EMPTY LIST!");
else
Ada.TextIO.PutLine ("LIST CONTENTS");
Tempi Listl;
loop
exit when Tempi = null;
Ada.TextIO.PutLine
(Wide_StringToString(Templ.name.all,1));
Tempi := Templ.next;
end loop;
Ada.TextIO.PutLine("- ---------------- ")
end if;
end PrintConditional List;
procedure Append ElementToConditionalList
Listl : in out ConditionalNodePtr;
type-of-conditional-variable : ConditionalNodeType;
Name : WideStringPtr;
Operator : WideString_Ptr;
value : WideStringPtr) is
TempPtr : ConditionalNodePtr;
Temp1 : ConditionalNodePtr;
begin
TempPtr new ConditionalNode;
TempPtr.Type_OfNode := type_of_conditionalVariable;
TempPtr.Name := Name;
TempPtr.Operator := Operator;
TempPtr.Value Value;
TempPtr.Next null;
if (Listl = null) then
Listl Temp_Ptr;
else
Temp1 Listl;
loop
exit when Templ.next = null;
Temp1 := Templ.next;
end loop;
Templ.next := TempPtr;
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end if;
end AppendElementToConditionalList;
end conditional listhandlers;
OUTPUTFUNCTIONS.ADB
package body output-functions is
procedure Print_SignalNames(SignalList :Signal_ ListNodePtr)is
Temp7 Signal_ListNodePtr;
begin
Ada.TextIo.PutLine(" );
Ada.TextIo.PutLine(" ------------------- );
ada.TextIO.Put Line("SIGNALS IN FILE:");
Temp7 := Signal_List;
loop
exit when Temp7 = null;
PutLine (WideStringToString (Temp7 .SignalName.all, 1));
Temp7 := Temp7.Next;
end loop;
Ada.TextIo.PutLine(" ----------------------------- ");
end Print_SignalNames;
procedure PrintInputNames (Input List : InputListNodePtr) is
Temp7 InputListNodePtr;
begin
Ada.TextIo.Put_Line(" ");
Ada.TextIo.PutLine(" ------------------------------ ");
ada.TextIO.PutLine(I"INPUTS IN FILE:");
Temp7 := InputList;
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loop
exit when Temp7 = null;
PutLine (Wide_S tringToString (Temp7 .InputName.all, 1));
Temp7 := Temp7.Next;
end loop;
Ada.TextIo.PutLine("-------------------------------
end PrintInputNames;
procedure PrintOutput Names (Output List :OutputListNodePtr)is
Temp7 Output_ListNodePtr;
begin
Ada.TextIo.PutLine(" ");
Ada.TextIo.PutLine("-----------------------------H);
ada.TextIO.PutLine("OUTPUTS IN FILE:");
Temp7 := Output_List;
loop
exit when Temp7 = null;
Put_Line (WideStringToString(Temp7.OutputName.all, 1));
Temp7 := Temp7.Next;
end loop;
Ada.TextIo.PutLine("------------------------------H);
end PrintOutputNames;
procedure Print TableInfo(StateVariable List:Statevariable-ptr)is
Temp : RowPtr null;
Temp1 : NextStateNodePtr null;
Temp2 : OutputColumnPtr null;
Temp3 : OutputValueNodePtr null;
Temp4 : ConditionalNodePtr;
Temp5 : ConditionalNodePtr;
Temp6 : StateVariablePtr;
Temp7 : SignalColumnPtr null;
Temp8 : SignalValueNodePtr := null;
begin
ada.TextIO.PutLine(" ");
ada.Text_IO.Put_Line(". ........... ...... ...(- - --) ;
ada.TextIO.PutLine("------ Table Info --------- ");
ada.TextIO.PutLine("--------------------------
Temp6 := StateVariableList;
loop
exit when (Temp6 = null);
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ada.TextIO.PutLine(" ");
PutLine("State Variable:
"T&WideStringTo_String(Temp6.signal_name.all,1));
Temp := Temp6.truthtable;
loop
ada.TextIO.PutLine(" ");
exit when Temp = null;
PutLine(">StateName:
"&WiderStringToString(Temp.PresentState.all,1));
Templ := Temp.NextStateHeadPtr;
loop
exit when Templ = null;
PutLine(" -Next State Name:
"&WideStringToString(Templ.NextStateName.all,1));
Temp4 := Templ.Conditions;
loop
exit when Temp4 = null;
PutLine(""
&WideStringToString(Temp4.Name.all,1)&":"&
WideStringToString(Temp4.Value.all,1));
Temp4 := Temp4.Next;
end loop;
Templ := Templ.Next;
end loop;
ada.TextIO.PutLine(" V);
Temp2 := Temp.OutputColumnListPtr;
loop
exit when Temp2 = null;
Temp3 := Temp2.OutputValueListHeadPtr;
loop
exit when Temp3 = null;
Put("
"&Wide StringTo String(Temp2.Output Name.all,1)&" =
'&WideStringToString(Temp3.outputvalue.all,1) &"
if ( ");
Temp5 := Temp3.InputCombinations;
loop
exit when Temp5 = null;
Put(WideStringToString(Temp5.Name.all,1)&":
"&Wide StringToString(Temp5.Value.all,1) &" ");
Temp5 := Temp5.Next;
end loop;
ada.Text IO.Put Line(")");
Temp3 := Temp3.Next;
end loop;
Temp2 := Temp2.Next;
end loop;
Temp7 := Temp.SignalColumnListPtr;
loop
exit when Temp7 = null;
Temp8 := Temp7.Signal_ValueListHeadPtr;
loop
exit when Temp8 = null;
Put("
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"&WideStringToString(Temp7.SignalName.all,1)&" =
"&WideString_ToString(Temp8.Signalvalue.all,1)&" if
( ") ;
Temp5 := Temp8.InputCombinations;
loop
exit when Temp5 = null;
Put(Wide StringToString(Temp5.Name.all,1)&":
"&Wide StringTo_String(Temp5.Value.all,1)&" ");
Temp5 := Temp5.Next;
end loop;
ada.Text IO.Put Line(")");
Temp8 := Temp8.Next;
end loop;
Temp7 := Temp7.Next;
end loop;
Temp := Temp.Next;
end loop;
ada.TextIO.PutLine("---------------------------");
Temp6 :=Temp6.next;
end loop;
end PrintTableInfo;
function Itos (
I : Integer
return String is
Res : String (1 40);
J : Integer;
begin
Put(Res, I);
J := Res'Last; -- Find end of the stupid leading spaces.
loop
exit when J < Res'First;
exit when Res(J) =
J := J - 1;
end loop;
return Res(J + 1 .. Res'Last);
end Itos;
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PARSINGFUNCTIONS.ADB
package body parsing_functions is
procedure CheckForComment(Input in
Ada.TextIo.File_Type;
C : in out Character;
Flag : out Boolean) is
Endofline : Boolean False;
begin
flag := false;
if (C = '-) then -- the following section of code is
used to ignore comments
Get(Input, C);
LookAhead(Input, C, Endofline);
if (C = '-') then
SkipLine (Input);
LookAhead(Input, C, Endofline);
else
C '-';. --.if we do not find a second , then
we set C to be the first - make
the checking routine invisible
Flag := True;
return;
end if;
else
return;
end if;
end CheckForComment;
* gets the next word, ignores spaces, tabs, parantheses,
semicolons and colons.
procedure GetNextWord (
Input : in Ada.TextIo.File_Type;
Delimiter : in Character;
Word : out Lines;
Length : out Integer;
Eof out Boolean ) is
C : Character;
C_Prev : Character;
Endofline : Boolean False;
flag : boolean := false;
begin
Length := 0;
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Eof := False;
loop
if EndOfFile(Input) then
Eof := True;
return;
elsif End Of Line(Input) then
SkipLine (Input);
else
LookAhead(Input, C, Endofline);
exit when (C /= Delimiter) and (C /= ') and (C /=
Tab) and (C /= '(')and (C /= ')') and (C /= ';') and
(C /= ':') and (C /= ',')and (C /= '=') and (C /= '<')
and (C 1= '>');
Get(Input, C);
end if;
end loop;
C-prev ' ';
loop
LookAhead(Input, C, Endofline);
if ((C = '-') and (CPrev = '-')) then
SkipLine(Input);
Length Length - 1;
C_Prev '
loop
if EndOfFile(Input) then
Eof := True;
return ;
elsif EndOfLine(Input) then
SkipLine(Input);
else
LookAhead(Input, C, Endofline);
exit when (C /= Delimiter) and (C /= ' ') and
(C /= Tab) and (C /= '(')and (C /= ')') and (C
1= ';') and (C /= ':') and (C /= ',')and (C /=
'=') and (C /= '<') and (C 1= '>');
Get(Input, C);
end if;
end loop;
else
C_Prev := C;
exit when (C = Delimiter) or (C = ' ') or (C = Tab)
or (C= '(')or(C=')') or(C= ';') or (C= ':')
or (C = ',')or (C = '=') or (C = '<') or (C = '>') or
(C = '/') ; --JUST ADDED 26th APRIL
Get(Input, C);
Length := Length + 1;
-- Put(c);
Word(Length) C;
exit when EndOfLine(Input);
end if;
end loop;
end GetNextWord;
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function NextWord (
Input : in Ada.TextIo.File_Type;
Delimiter : in Character) return WideStringPtr is
C : Character;
C_prev : character;
C1 : Character;
Endofline : Boolean False;
Eof : Boolean;
Length : integer 0;
Word Lines;
flag boolean false;
begin
Eof False;
loop
if EndOfFile(Input) then
Eof := True;
return NULL;
elsif EndOfLine(Input) then
SkipLine(Input);
else
LookAhead(Input, C, Endofline);
exit when (C /= Delimiter) and (C /= ') and (C /=
Tab) and (C /= '(')and (C /= 1)1) and (C /= ';') and
(C /= ':') and (C /= ',')and (C /= '=') and (C /= '<')
and (C /= '>');
Get(Input, C);
end if;
end loop;
C-prev : ;
loop
Get(Input, C);
if (C = '- and CPrev = '-') then
SkipLine(Input);
Length Length - 1;
C_Prev
loop
if EndOfFile(Input) then
Eof := True;
return NULL;
elsif EndOfLine(Input) then
SkipLine(Input);
else
LookAhead(Input, C, Endofline);
exit when (C /= Delimiter) and (C /= ') and
(C /= Tab) and (C /= '(')and (C /= )') and (C
/= ';') and (C /= ':') and (C /= ',')
and (C /= '=') and (C /= '<') and (C /= '>')
Get(Input, C);
end if;
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end loop;
else
C_Prev C;
exit when (C = Delimiter) or (C = ' ') or (C = Tab)
or (C = '(')or (C =')') or (C = ';')or (C = ':')
or (C = ',')or (C = '=') or (C = '<') or (C = '>') or
(C = '/'); -- ADDED APRIL 26th
Length := Length + 1;
-- Put(c);
Word(Length) C;
exit when EndOfLine(Input);
end if;
end loop;
return new
WideString'(characters.handling.ToWideString(Word(l..Length)));
end NextWord;
function GetNext Operator (
Input : in Ada.TextIo.FileType) return
WideStringPtr is
C : Character;
C_prev : character;
C1 : Character;
Endofline : Boolean False;
Eof : Boolean;
Length : integer 0;
Word Lines;
flag boolean false;
begin
Eof False;
loop
if EndOfFile(Input) then
Eof := True;
return NULL;
elsif EndOfLine(Input) then
SkipLine (Input);
else
LookAhead(Input, C, Endofline);
exit when (C /= ' ') and (C /= Tab) and (C /= '(')
and (C /= ')') and (C /= ';') and (C /= ':') and (C
/= 1,');
Get(Input, C);
end if;
end loop;
C-prev := ' ';
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loop
LookAhead(Input, C, Endofline);
if (C = '-' and CPrev = '-') then
SkipLine(Input);
Length Length - 1;
C_Prev '
loop
if End Of File(Input) then
Eof := True;
return NULL;
elsif EndOfLine(Input) then
SkipLine(Input);
else
LookAhead(Input, C, Endofline);
exit when (C 1= ') and (C /= Tab) and (C /=
'(') and (C /= ')') and (C /= ';') and (C /=
':') and (C /= ',');
Get(Input, C);
end if;
end loop;
else
C Prev := C;
exit when (C /= '=') and (C /= '<' and (C /= '>')
and (C /= '/');
Get(Input, C);
Length := Length + 1;
-- Put(c);
Word(Length) C;
exit when EndOfLine(Input);
end if;
end loop;
return new
WideString'(characters.handling.ToWideString(Word(1..Length)));
end GetNextOperator;
* gets the next word using the passed in variable as a delimiter
as well as spaces, commas and tabs
* when it encounters the delimiter itself, it returns the
delimiter as the next word
procedure SpecialGetNextWord (
Input : in Ada.TextIo.FileType;
Delimiter: in Character;
Word : out Lines;
Length : out Integer;
Eof : out Boolean ) is
C : Character;
C1 : Character;
Endofline : Boolean := False;
flag : boolean := false;
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begin
Length := 0;
Eof := False;
loop
if EndOfFile(Input) then
Eof := True;
return;
elsif EndOf Line(Input) then
SkipLine(Input);
else
LookAhead(Input, C, Endofline);
CheckForComment(Input,C,flag);
exit when (C /= ',') and (C /= ') and (C /= Tab)
and (C /= '(');
Get(Input, C);
end if;
end loop;
Look_Ahead(Input, C, Endofline);
if (C = Delimiter) then
Get (Input,C);
Length := 1;
Word(Length) := C;
return;
end if;
loop
LookAhead(Input, C, Endofline);
exit when (C = ',') or (C = ') or (C = Tab) or (C =')
or (C = Delimiter);
Get (Input,C);
Length := Length + 1;
Word(Length) := C;
exit when EndOfLine(Input);
end loop;
end SpecialGetNextWord;
procedure Get until (
Input in Ada.TextIo.File_Type;
Delimiter: in Character;
Word : out Lines;
Length out Integer;
Eof : out Boolean ) is
C : Character;
C1 : Character;
Endofline : Boolean := False;
flag : boolean := false;
begin
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Length := 0;
Eof := False;
loop
if EndOfFile(Input) then
Eof := True;
return;
elsif End Of Line(Input) then
SkipLine(Input);
else
LookAhead(Input, C, Endofline);
CheckForComment(Input,C,flag);
exit when (C /= Delimiter) and (C /= ''') and (C /=
') and (C /= Tab) and (C /= '(')and (C /= ')') and
(C /= ':') and (C /= ',')and (C /= '=') and (C / '<')
and (C /= '>') and (C /= '&');
Get(Input, C);
end if;
end loop;
if (Flag) then
C
else
Get(Input, C);
end if;
loop
exit when (C = Delimiter);
if((C /= ''') and (C /= Tab) and (C /= '(')and (C /= ')')
and (C/= '=') and (C/= '<') and (C/= >') and (C/=
') and (C 1= '&')) then
Length Length + 1;
-- Put(c);
if(Length > MaximumStringLength) then
Length := 1;
end if;
Word(Length) C;
exit when EndOf Line(Input);
end if;
Get(Input, C);
end loop;
end GetUntil;
procedure FindNextmatchingcharacter (
Input : in Ada.TextIo.FileType;
Char: in Character ) is
C : Character;
C1 : Character;
Endofline : Boolean := False;
flag : boolean := false;
Eof : Boolean;
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begin
Eof := False;
loop
if EndOfFile(Input) then
Eof := True;
return;
elsif End Of Line(Input) then
SkipLine(Input);
else
LookAhead(Input, C, Endofline);
CheckForComment(Input,C,flag);
Put(c);
exit when (C = Char);
Get(Input, C);
end if;
end loop;
Get(Input, C);
end FindnextmatchingCharacter;
M Finds first occurrence of a word in a file
procedure Find Word (
Input : in out Ada.TextIo.FileType;
SearchWord : in String;
eof : out boolean ) is
Word : Lines;
WordLength : Integer;
begin
Reset(Input, InFile);
eof := false;
loop
GetNextWord(Input,' ,Word, WordLength, Eof);
exit when (ToUpper(Word(l..WordLength)) =
ToUpper(SearchWord)) or eof;
end loop;
end FindWord;
0 Finds the next matching word from the last word read
function Find NextMatchingWord (
Input in Ada.TextIo.File_Type;
SearchWord : in String ) return integer is
Word : Lines;
WordLength : Integer;
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: Boolean;
begin
loop
GetNextWord(Input,' ',Word, WordLength, Eof);
exit when (ToUpper(Word(l..WordLength)) =
To_Upper(SearchWord)) or eof;
end loop;
if(Eof) then
return -1;
else
return 0;
end if;
end FindNextMatchingWord;
procedure GetSide Bracket(Input in
Ada.TextIo.FileType) is
C : Character;
begin
loop
Get(Input, C);
exit when C = '(;
end loop;
end GetSideBracket;
procedure FindNextConditionalAdjective (
Input in Ada.TextIo.File_Type;
Word out Lines;
Word Length out Integer;
Eof out Boolean ) is
begin
loop
GetNextWord(Input,' ',Word, WordLength, Eof);
exit when eof;
if (CompareWords(Word(l..WordLength),"IF") or
CompareWords(Word(l..WordLength),"ELSE") or
CompareWords(Word(l..WordLength),"ELSIF") or
CompareWords(Word(l..WordLength),"WHEN") or
CompareWords(Word(1..WordLength),"END")) then
return;
end if;
end loop;
end FindNextConditionalAdjective;
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Eof
procedure FindNextVariableOrThen (
Input : in Ada.TextIo.File_Type;
InputListHeadPtr : in Input ListNodePtr;
SignalList in Signal ListNodePtr;
Word out Lines;
Word Length out Integer;
Eof out Boolean;
type_of_conditionalvariable : out ConditionalNodeType
is
Flag Boolean False;
Ptrl InputListNodePtr;
Ptr2 Signal List NodePtr;
temp word : WideStringPtr;
begin
loop
GetNextWord (Input,'=',Word,WordLength,Eof);
if(Eof) then
Ada.Text Io.Put Line("ERROR:
Findnextvariableorthen reached eof and did
not find THEN or variable") ;
end if;
exit when CompareWords(Word(l..WordLength),"THEN") or
eof;
TempWord := new Wide String'
(Characters.Handling.ToWideString(Word(l..WordLength)));
Ptrl:= Input_ListHeadPtr;
loop
exit when (Ptrl = null);
if
(CompareWords(WideStringToString(Ptrl.InputName.All,1),
WideStringToString(TempWord.All,1))) then
type_of_Conditionalvariable := InputConditional;
return;
end if;
Ptrl := Ptrl.Next;
end loop;
Ptr2 := SignalList;
loop
exit when (Ptr2 = null);
if
(CompareWords(WideStringToString(Ptr2.SignalName.All,1),
WideStringToString(TempWord.All,1))) then
type_of_Conditional variable SignalConditional;
return;
end if;
Ptr2 := Ptr2.Next;
end loop;
end loop;
end FindNextVariableORthen;
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procedure FindNextStateName (
Input in Ada.TextIo.File_Type;
Word out Lines;
Word Length out Integer;
Eof out Boolean;
RowHead : RowPtr ) is
Flag : Boolean False;
Ptr : RowPtr RowHead;
temp word : WideString_Ptr;
begin
loop
GetNextWord(Input,' ',Word, WordLength, Eof);
Ptr:= RowHead;
loop
exit when Ptr = null;
tempword := new
WideString' (Characters.Handling.ToWideString(Word(l..Word Length)));
if (Ptr.PresentState.all = tempword.all)then
return;
end if;
Ptr := Ptr.Next;
end loop;
end loop;
end FindNextStateName;
function CompareWords(
Stringl : String;
String2 : String) return Boolean is
begin
if (To_Upper(Stringl) = To Upper(String2)) then
return True;
else
return False;
end if;
end CompareWords;
procedure FindEnd For(
Input in Ada.TextIo.FileType;
String1 String) is
firstWord : wideStringptr;
begin
loop
FirstWord := NextWord(Input,' ');
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if
(CompareWords(Wide StringTo_String(First Word.All,1),String1)) then
FindEndFor(Input,String);
elsif
(CompareWords(WideStringTo_String(FirstWord.All,1),"END")) then
FirstWord := NextWord(Input, ');
if
(CompareWords(Wide StringTo_String(FirstWord.All,1),Stringi)) then
exit;
end if;
end if;
end loop;
end FindEnd for;
end Parsing_Functions;
STATEMENT HANDLERS.ADB
package body StatementHandlers is
procedure ProcessIfStatement
Input : in Ada.TextIo.FileType;
StateInfo: SignalNameValueNodePtr;
ConditionalList: ConditionalNodePtr;
InputListHeadPtr: Input_ListNodePtr;
SignalList : Signal_ListNodePtr;
OutputListHeadPtr: OutputListNodePtr) is
Flag : Integer;
NewConditionalList : ConditionalNodePtr;
tempConditionalList : ConditionalNodePtr;
TempPtr : ConditionalNodePtr;
Name : WideStringPtr;
Operator : WideStringPtr;
Value : Wide_StringPtr;
Last : Positive;
NextState : WideStringPtr;
TypeOfConditionalVariable : ConditionalNode_Type;
temp int : integer;
Word Lines;
Word_Length Integer;
Eof Boolean;
negation list : conditional-node-ptr;
negativeValue : WideStringPtr;
Negation : WideStringPtr := new
WideString'(Characters.Handling.ToWideString("*"));
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Counter : Integer;
--NewStateInfo SignalNameValueNodePtr;
begin
--NewStateInfo new Signal_NameValueNode;
---NewStateInfo.SignalName StateInfo.SignalName;
--New State Info.SignalValue StateInfo.SignalValue;
-- NewStateInfo.priority := 0;
ada.TextIO.PutLine("BEGNING IF HANDLER");
CopyConditionalList(ConditionalList,NewConditionalList);
loop
FindNextVariableOrThen(Input,InputListHeadPtr,Signal_List,Word,
WordLength,Eof,type_of_conditionalvariable);
exit when CompareWords(Word(1..WordLength),"THEN");
Name := new
WideString'(Characters.Handling.To_WideString(Word(l..WordLength)));
Ada.TextIo.PutLine("If Conditional: "1&Word(1..WordLength));
Operator := GetNextOperator (Input); we are getting the
OPERATOR sign
Ada.TextIo.PutLine ("Operator:
'"&WideStringToString(operator.all,1)&"'");
GetNextWord(Input,''',Word, WordLength, Eof);
Value := new
WideString'(Characters.Handling.To_WideString(Word(l..WordLength)));
Ada.TextIo.PutLine("Val.ue:
'"&WideStringToString(value.all,1)&"'");
Append ElementToConditionalList
(NewConditionalList,TypeOf_ConditionalVariable,Name,Operator,Value);
negative value := new
Wide String'(Characters.Handling.To_WideString("*"&WideStringToStri
ng(name.All,l)));
Append ElementToConditional List
(negationlist,Type_Of_ConditionalVariable,negativevalue,Operator,Val
ue);
end loop;
State_Info.priority := StateInfo.priority + 1;
loop
Temp_Int
ProcessStatement(Input,StateInfo,NewConditionalList,
InputListHeadPtr,SignalList,OutputListHeadPtr);
if (Temp Int = 3) then
exit;
elsif (TempInt = 2) then
exit;
elsif (Temp_Int = -1) then
GetNextWord(Input,' ',Word, WordLength, Eof); -- getting
the if part in "END IF"
ada.TextIO.PutLine(":::"&word(l..word length));
return;
end if;
end loop;
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loop
CopyConditionalList(ConditionalList,NewConditionalList);
CopyConditionalList (negationList,Tempconditionallist);
if (Temp_int = 2) then -- elsif
loop
FindNextVariableOrThen(Input,InputListHeadPtr,SignalList,Word,W
ordLength,Eof,typeofconditionalvariable);
exit when CompareWords (Word (1. .WordLength) , "THEN");
Name := new
WideString' (Characters.Handling.ToWideString(Word(1. .WordLength)));
Ada.TextIo.Put-Line("El.sif Conditional:
"&Word(1..WordLength));
Operator := GetNext_Operator (Input); -- we are
getting the OPERATOR sign
Ada.TextIo.PutLine("Operator:
'"&WideStringToString(operator.all,1)&"'");
GetNextWord(Input,'' ',Word, Word_Length, Eof);
value := new
WideString' (Characters.Handling.ToWideString (Word(1. .WordLength)));
AppendElementToConditionalList
(NewConditionalList,TypeOfConditionalVariable,Name,Operator,Value);
negativevalue := new
Wide String' (Characters.Handling.ToWideString("*"&Wide_StringToStri
ng(name.All,l)));
AppendElementToConditionalList
(negationlist,Type_OfConditionalVariable,negativevalue,Operator,Val
ue);
end loop;
AddConditionalLists(NewConditionalList,TempConditionalList);
StateInfo.priority := StateInfo.priority + 1;
loop
Temp_Int
ProcessStatement(Input,StateInfo,NewConditionalList,InputListHead
_Ptr,SignalList,OutputListHeadPtr);
if (Temp_Int = 3) then
exit;
elsif (TempInt = 2) then
exit;
elsif (TempInt = -1) then
GetNextWord(Input,' ',Word, WordLength, Eof); --
getting the if part in "END IF"
return;
end if;
end loop;
elsif (Temp_Int = 3) then -- else
CopyConditionalList(ConditionalList,NewConditionalList);
CopyConditionalList (negationList,Tempconditionallist);
AddConditionalLists(NewConditionalList,TempConditionalList);
StateInfo.priority := StateInfo.priority + 1;
loop
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Temp_Int :=
ProcessStatement(Input,StateInfo,newConditionalList,InputListHead
_Ptr,SignalList,OutputListHeadPtr);
if (Temp_Int = 3) then
exit;
elsif (TempInt = 2) then
exit;
elsif (Temp_Int = -1) then
GetNextWord(Input,' ',Word, WordLength, Eof);
getting the if part in "END IF"
return;
end if;
end loop;
else
Ada.Text Io.Put Line("ERROR --- NO END FOR IF STATEMENT
FOUND !!!!");
return;
end if;
end loop;
end ProcessIFStatement;
procedure ProcessState AssignmentStatement(
Input : in Ada.TextIo.FileType;
State Info: SignalNameValueNodePtr;
ConditionalList: in ConditionalNodePtr;
FirstWord: WideStringPtr ) is
Value : WideStringPtr;
temp int : integer;
Word Lines;
WordLength : Integer;
Eof Boolean;
begin
--GetNextWord(Input,' ',Word, WordLength, Eof); -- we are
getting the "<=" sign
Getuntil(Input,';',word,wordlength,eof);
Value := new
WideString' (characters.handling.ToWideString (Word(1. .WordLength)));
-- we are getting assignment Value
Ada.TextIo.PutLine("IN PROCESS STATE ASSIGNMENT,
"&WideStringToString(StateInfo.Signal-name.All,1)&" =
"&WideStringToString(Value.All,l));
if(justnegation(Conditional List) and
Comparewords (Wide_StringToString(Value.All, 1) ,Wide_StringToString(
StateInfo.Signal Value.All,1))) then
Ada.TextIo.PutLine("FOUND UNCONDITIONAL SELF LOOP
"&WideStringToString(Value.All,l));
else
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FillInTransition(StateInfo,Value,ConditionalList,StateVariable lis
end if;
-- FindNextMatchingCharacter(Input,';);
end ProcessStateAssignmentStatement;
procedure ProcessOutput AssignmentStatement(
Input : in Ada.TextIo.FileType;
StateInfo: SignalNameValueNodePtr;
Conditional_L ist: in ConditionalNodePtr;
FirstWord: WideStringPtr) is
OutputValue : Wide_StringPtr;
temp int : integer;
Word Lines;
WordLength : Integer;
Eof Boolean;
begin
-Get Next Word(Input, ',Word, WordLength, Eof); we are
getting the "<=" sign
Getuntil (Input, ';',word,wordlength,eof);
OutputValue := new
WideString' (characters .handling.ToWideString(Word(l. .WordLength)));
we are getting assignment Value
Fill In OutputValue (StateInf o, First_Word, OutputValue, ConditionalLi s
t,StateVariableList);
Ada.TextIo.Put_ Line ("OUTPUT VALUE FROM ASSIGMENT STATEMENT:
"&WideString To String(OutputValue.All, 1));
- - FindNextMatchingCharacter (Input, ';');
end ProcessOutputAssignment_Statement;
procedure ProcessSignal AssignmentStatement(
Input : in Ada.TextIo.FileType;
StateInfo: SignalNameValueNodePtr;
Conditional_List: in ConditionalNodePtr;
FirstWord: WideStringPtr) is
SignalValue : WideStringPtr;
temp int : integer;
Word Lines;
WordLength : Integer;
Eof Boolean;
begin
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--GetNextWord(Input,' ',Word, WordLength, Eof); - we are
getting the "<=" sign
Getuntil(Input,';',word,wordlength,eof);
SignalValue := new
WideString'(characters.handling.To_Wide_String(Word(l..WordLength)));
we are getting assignment Value
FillIn SignalValue(StateInfo,FirstWord,SignalValue,
ConditionalList,StateVariableList);
Ada.TextIo.PutLine("SIGNAL VALUE FROM ASSIGMENT STATEMENT:
"&WideString_To_String(signalValue.All,1));
- FindNextMatchingCharacter(Input, ';');
end Process SignalAssignmentStatement;
function Process Statement(
Input : in Ada.Text Io.File Type;
StateInfo: SignalNameValueNodePtr;
ConditionalList: ConditionalNodePtr;
InputListHeadPtr: InputListNodePtr;
Signal List : Signal ListNodePtr;
OutputListHeadPtr: OutputListNodePtr ) return integer is
S_Type : StatementType;
FirstWord : WideStringPtr;
NewConditionalList : ConditionalNodePtr;
State VariableName: WideStringPtr;
Word Lines;
WordLength : Integer;
Eof Boolean;
begin
CopyConditionalList(Conditional list,NewConditionalList);
FirstWord := NextWord(Input,' ');
ada.TextIO.PutLine("PROCESS STATEMENT: FIRST WORD =
"&WideStringToString(FirstWord.all,1));
if(FirstWord = null) then
return -1;
end if;
if (CompareWords(WideStringToString(First_Word.all,1) ,"WHEN"))
then
return 0;
elsif(Compare_Words(WideStringToString(FirstWord.all,1),"END"))
then
return -1;
elsif(Compare_Words(WideStringToString(FirstWord.all,1),"ELSIF"))
then
return 2;
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elsif (CompareWords (Wide_StringToString(FirstWord.all, 1) ,"ELSE"))
then
return 3;
end if;
S_Type
Type_Of_Statement(StateInfo,First_Word,SignalList,InputListHeadPtr
,OutputListHeadPtr);
case SType is
when IfStatement =>
ProcessIfStatement(Input,StateInfo,NewConditionalList,InputListH
eadPtr,Signal_List,OutputListHeadPtr);
when CaseStatement =>
ProcessCaseStatement(Input,StateInfo,NewConditionalList,Statevari
ablename,SignalList,Input_ListHeadPtr,OutputListHeadPtr);
when StateAssignment_Statement =>
ProcessState AssignmentStatement(input,StateInfo,NewConditionalLis
t,FirstWord);
when SignalAssignmentStatement =>
Process SignalAssignmentStatement(Input,StateInfo,NewConditionalli
st,FirstWord);
when OutputAssignmentStatement =>
ProcessOutput AssignmentStatement(Input,StateInfo,NewConditional li
st,FirstWord);
when others =>
Ada. TextIo. PutLine ("Unknown. Statement Encountered");
GetUntil(Input, I;,Word,WordLength,Eof); -- IGNOR
REST OF LINE!!!
end case;
return 1;
end ProcessStatement;
procedure ProcessCaseStatement(
Input : in Ada.TextIo.FileType;
StateInfo: SignalNameValueNodePtr;
ConditionalList: ConditionalNodePtr;
StateVariableName: out WideStringPtr;
SignalList : SignalListNodePtr;
InputListHeadPtr: InputListNodePtr;
OutputListHeadPtr: OutputListNodePtr ) is
Conditional : Wide_StringPtr;
VariableType : Conditional_Type;
Flag : Integer;
StateValue : WideStringPtr;
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NewStateInfo : SignalNameValueNodePtr;
NewList : ConditionalNodePtr;
NewConditionalList : ConditionalNodePtr;
TempPtr : ConditionalNodePtr;
Temp Int : Integer;
Eof Boolean;
WordLength : Integer;
WOrd : lines;
begin
conditional NextWord(Input,' ');
-- GetNextWord(Input,' ',Word, WordLength, Eof);
-- Conditional : new
WideString'(Characters.Handling.ToWideString(Word(l..WordLength)));
Ada.TextIo.PutLine(" ");
ada ..Text_IO. Put_Line ( " - -
ada.TextIO.PutLine("STARTING CASE STATEMENT WITH:
"&WideString To String(conditional.all,1));
VariableType :=
Type_Of_Conditional(Conditional,SignalList,Input_ListHeadPtr,Output_
ListHeadPtr);
case VariableType is
when StateVariable =>
GetNextWord(Input,' ',Word, WordLength, Eof); -- get IS
GetNextWord(Input,' ',Word, WordLength, Eof);.- get
First WHEN
loop
GetNextWord(Input,' ',Word, WordLength, Eof);
StateValue := new
WideString'(Characters.Handling.To_WideString(Word(l..WordLength)));
ada.Text_IO.putline("WHEN CONDIITONAL
"&WideStringToString(statevalue.all,1));
-- GetNextWord(Input,' ',Word, WordLength, Eof);
- getting '=>' sign
if (State Info = null) then
CreateStateVariableEntry(
StateVariableList,Conditional);
AddRow(Output_ListHeadPtr,SignalList,
Conditional,StateValue,StateVariableList);
NewStateInfo := new SignalNameValueNode;
NewStateInfo.SignalName Conditional;
NewStateInfo.SignalValue StateValue;
NewStateInfo.priority := 0;
statevariable-name := conditional;
loop
Temp_Int
ProcessStatement(Input,NewStateInfo,ConditionalList,Input_ListHead
_Ptr,SignalList,OutputListHeadPtr);
if (TempInt = 0) then
exit;
elsif (Temp_Int = -1) then
GetNextWord(Input,' ',Word, WordLength,
Eof); -- found END, now getting CASE in "END CASE"
Ada.TextIo.PutLine("FOUND END FOR:
"&WideStringToString(NewStateInfo.SignalName.All,l));
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ada.TextIO.PutLine( .- - .- -
---------------------------------
") ;
return;
end if;
end loop;
else
Ada.TextIo.PutLine("This WHEN is for a NESTED
CASE! !");
NewConditionalList
AddElementToConditionalList
(ConditionalList,SignalConditional,Conditional,new
Wide String' (Characters.Handling. ToWideString ("=")) ,StateValue); --
add new state info to condional list
loop
Temp_Int
ProcessStatement(Input,StateInfo,NewConditionalList,InputListHead
_Ptr,SignalList,OutputListHeadPtr);
if (Temp Int = 0) then
exit;
elsif (Temp_Int = -1) then
GetNextWord(Input,' ',Word, WordLength,
Eof); -- found END, now getting CASE in "END CASE"
Ada.TextIo.Put_Line("FOUND *END FOR:
" &WideStringTo_String(conditional.all, 1));
ada.Text_ IO.PutLine( ... .... ......
--------------- 
------ "');
return;
end if;
end loop;
end if;
end loop;
when others =>
Ada.TextIo.PutLine("VARIABLE TYPE FOUND NOT YET
SUPPORTED");
FindEndFor(Input,"Case ");
end case;
end ProcessCaseStatement;
function GetStateEquivalent (State : WideStringPtr) return
WideStringPtr is
Temp : SignalEquivalencyList_Ptr;
begin
Temp:= State_EquivalencyList;
loop
exit when Temp = null;
if (Compare_Words (WideStringToString (Temp.SignalName.all, 1)
,WideStringToString(State.all,1))) then
return Temp.EquivalentSignal;
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end if;
Temp := Temp.next;
end loop;
return null;
end GetStateEquivalent;
function TypeOfStatement(
StateInfo: SignalNameValueNodePtr;
FirstWord in WideStringPtr;
SignalList SignalListNodePtr;
InputListHeadPtr: InputListNodePtr;
OutputListHeadPtr: OutputListNodePtr) return
StatementType is
VariableType : Conditional_Type;
temp : wideStringptr;
begin
If (CompareWords(WideStringToString(FirstWord.all,l),"IF"))
then
return ifstatement;
elsif
(CompareWords(WideString_To_String(FirstWord.all,1),"CASE")) then
return CaseStatement;
else
Variable Type := TypeOfConditional
(FirstWord,SignalList,Input_ListHeadPtr,Output_ListHeadPtr);
case VariableType is
when StateVariable =>
Temp := GetStateEquivalent(StateInfo.SignalName);
ada.TextIO.PutLine("Finding EQUIVALENT STATE FOR
"&WideStringToString(StateInfo.signal-name.all,1));
if (Temp /= null) then
ada.TextIO.PutLine("FOUND
"&WideStringToString(Temp.all,l));
end if;
if(CompareWords(WideStringToString(StateInfo.signal name.all,1),Wi
de_StringToString(FirstWord.all,1))) then
return StateAssignmentStatement;
elsif(Temp /= null) then
ada.TextIO.PutLine("FOUND EQUIVALENT STATE FOR
"&WideStringToString(StateInfo.signal name.all,1)&" =
"I&WideStringToString(Temp.all,l));
if(Compare Words(WideStringToString(temp.all,1),WideStringToStrin
g(FirstWord.all,1))) then
return StateAssignmentStatement;
else
return SignalAssignment_Statement;
end if;
else
return SignalAssignmentStatement;
end if;
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when Output Variable =>
return OutputAssignmentStatement;
when others =>
return UnknownStatement;
end case;
end if;
end TypeOfStatement;
end StatementHandlers;
TABLESETUP.ADB
package body TableSetupFunctions is
* This creates the Signal list which contains the names of all
the Signal variables
procedure Input Output Variables (Input : in out
Ada.TextIo.File_Type; InputListHeadPtr in out
InputListNodePtr; OutputListHeadPtr out OutputListNodePtr)
is
Word : Lines;
WordLength : Integer;
Eof : Boolean;
temporary headl : Input_ListNodePtr;
temporary head2 : OutputListNodePtr;
Temp2 Output_ListNodePtr null;
tail2 Output_ListNodePtr null;
Templ InputListNodePtr := null;
taill InputListNodePtr := null;
Counter Integer 0; --- used to caluclate
input_list-length
TempInt: integer := 0;
begin
-- now we get the signal variable names
Reset(Input, InFile);
loop
Temp_Int := Find NextMatchingWord (Input, "PORT ");
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exit when Temp_Int = -1;
loop
SpecialGetNextWord(Input,':',Word,WordLength, Eof);
ada.TextIO.PutLine("INEW INPUT OR OUTPUT NAME FOUND:
"&word(1..word length));
exit when Compare_Words(Word(l..WordLength),"map");
exit when Compare_Words(Word(l..WordLength),"end");
Templ new InputListNode;
Temp2 := new OutputListNode;
Templ.InputName := new
WideString'(Characters.Handling.To_WideString(Word(l..Word_Length)));
Temp2.OutputName := new
WideString'(Characters.Handling.ToWideString(Word(l..WordLength)));
Templ.Next := null;
Temp2.Next := null;
TemporaryHeadl := Temp1;
temporary head2 temp2;
Taill := Templ;
Tail2 := Temp2;
loop
SpecialGetNextWord(Input,':',Word, WordLength, Eof);
exit when Word(l..Word Length) =
Templ := new Input ListNode;
Temp2 := new OutputListNode;
Templ.InputName := new
WideString'(Characters.Handling.ToWideString(Word(l..WordLength)));
Temp2.OutputName := new
WideString'(Characters.Handling.ToWideString(Word(l..WordLength)));
Templ.Next := null;
Temp2.Next null;
taill.Next Templ;
Taill := Templ;
tail2.Next := Temp2;
Tail2 := Temp2;
end loop;
Get NextWord(Input,' ',Word, WordLength, Eof);
if (Compare Words(Word(1..WordLength),"IN")) then
Taill.Next := Input ListHeadPtr;
Input_ListHeadPtr := TemporaryHeadl;
elsif
(CompareWords(Word(1..WordLength),"OUT")) then
Tail2.Next := Output_ListHeadPtr;
Output_ListHeadPtr := TemporaryHead2;
end if;
loop
SpecialGetNextWord(Input,';',Word,WordLength, Eof);
exit when Word(l..WordLength) =
end loop;
116
end loop;
end loop;
end InputOutputVariables;
U This creates the Signal list which contains the names of all
the Signal variables
procedure Signals (Input : in out Ada.TextIo.FileType;
SignalList : out SignalListNodePtr ) is
Word : Lines;
WordLength : Integer;
Eof : Boolean;
temporary-head : Signal_ListNodePtr;
Temp2 : SignalListNodePtr;
tail : SignalListNodePtr;
begin
-- now we get the signal variable names
ada.TextIO.PutLine ("GETTING SIGNALS");
Reset(Input, InFile);
loop
exit when FindNextMatchingWord(Input,"SIGNAL") = -1;
Special_GetNextWord(Input,':',Word,WordLength, Eof);
ada.TextIO.PutLine("FIRST SIGNAL NAME IN
LINE: "&Word (1.. word length));
Temp2 := new SignalListNode;
Temp2.SignalName := new
WideString'(Characters.Handling.ToWideString(Word(l..WordLength)));
Temp2.Next := null;
temporary-head := temp2;
tail := Temp2;
loop
SpecialGetNextWord(Input,':',Word, WordLength, Eof);
exit when Word(l. .Word_Length) =
Temp2 := new SignalListNode;
Temp2.Signal Name := new
WideString'(Characters.Handling.ToWideString(Word(l..WordLength)));
Temp2.Next null;
tail.Next Temp2;
Tail := Temp2;
end loop;
--Get NextWord(Input,' ',Word, WordLength, Eof);
Tail.Next := SignalList;
SignalList := TemporaryHead;
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end loop;
end Signals;
procedure CreateOutput Column (outputlistHeadptr : in
OutputListNodePtr; OutputColumnListPtr : out OutputColumnPtr)
is
Temp6 : Output_ListNodePtr null;
Temp7 : Output_ColumnPtr null;
Temp8 : Output_ColumnPtr null;
begin
if(OutputListHeadPtr /= null) then
-- create the Output_Column list
Temp6 := OutputListHeadPtr;
Temp7:= new Output_Column;
Temp7.OutputName := Temp6.OutputName;
Temp7.OutputValueListHeadPtr := null;
Temp7.Next := null;
Temp8 := Temp7;
OutputColumnListPtr := Temp7;
loop
Temp6 := Temp6.Next;
exit when Temp6 = null;
Temp7:= new OutputColumn;
Temp7.Output Name := Temp6.OutputName;
Temp7.Output ValueListHeadPtr := null;
Temp7.Next null;
Temp8.Next Temp7;
Temp8 := Temp7;
end loop;
else
Ada.TextIo.PutLine("created empty output column");
end if;
end CreateOutput_Column;
procedure CreateSignalColumn (signal list_Headptr : in
signalListNodePtr; signalColumnListPtr : out signalColumnPtr)
is
Temp6 : signalListNodePtr null;
Temp7 : signalColumnPtr null;
Temp8 : signalColumnPtr := null;
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begin
if(signalListHeadPtr /= null) then
-- create the Output_Column list
Temp6 := signalListHeadPtr;
Temp7:= new signalColumn;
Temp7.signalName := Temp6.signalName;
Temp7.signalValue ListHeadPtr := null;
Temp7.Next := null;
Temp8 := Temp7;
signalColumnListPtr := Temp7;
loop
Temp6 := Temp6.Next;
exit when Temp6 = null;
Temp7:= new signal_Column;
Temp7.signal Name := Temp6.signalName;
Temp7.signal ValueListHeadPtr := null;
Temp7.Next null;
Temp8.Next Temp7;
Temp8 := Temp7;
end loop;
else
Ada.TextIo.PutLine("created empty signal column");
end if;
end CreateSignalColumn;
procedure AddRow (
OutputListHeadPtr : Output_ListNode Ptr;
signal List HeadPtr : signalList NodePtr;
StateVariable : WideString_Ptr;
StateName : WideStringPtr;
StateVariablelist : in out StateVariablePtr) is
Templ : RowPtr null;
Temp2 : RowPtr null;
Row-head : RowPtr;
Temp StateVariablePtr;
Temp5 NextStateNodePtr null;
Temp9 OutputColumnPtr null;
Temp10 signal_ColumnPtr := null;
begin
Temp := StateVariableList;
loop
if (Temp = null) then
Ada.TextIo.PutLine("ERROR: ADD ROW FUNCTION: NO
CORRESPONDING STATE VARIABLE FOUND!");
return;
end if;
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exit when
CompareWords(WideStringTo_String(Temp.SignalName.all,1),WideString
_ToString(State_Variable.all,l));
Temp :=Temp.next;
end loop;
temp2 := temp.truthtable;
loop
exit when Temp2 = null;
if
(Compare Words(WideStringTo_String(Temp2.PresentState.all,1),WideSt
ringToString(State name.all,1))) then
return;
end if;
temp2 := temp2.next;
end loop;
Templ := new Row;
Templ.PresentState := StateName;
Templ.NextStateHeadPtr := null;
CreateOutputColumn (outputlist Head_ptr, temp9);
Templ.OutputColumnListPtr := Temp9;
CreateSignalColumn (signal list_Headptr, temp10);
Templ.SignalColumnListPtr := Temp10;
Templ.Next := Temp.TruthTable;
Temp.TruthTable := Templ;
end AddRow;
procedure CreateStateVariableEntry(StateVariablelist : in out
StateVariable-ptr; SignalName : WideStringptr) is
temp State variableptr;
begin
temp StateVariablelist;
loop
exit when Temp = null;
if
(Compare Words(Wide StringToString(Temp.Signal Name.All,1),
WideStringToString(SignalName.All,1))) then
ada.TextIO.PutLine(I"TRIED TO ADD STATE VARIABLE TO
GENERAL LIST, BUT STATE VARIABLE ALREADY EXISTS!");
return;
end if;
temp := temp.next;
end loop;
Temp := new StateVariableNode;
Temp.Signal Name := SignalName;
Temp.next := Statevariablelist;
StateVariableList := Temp;
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ada.Text_IO.PutLine("ADDED STATE VARIABLE TO GENERAL LIST");
end CreateStateVariableEntry;
end TableSetupFunctions;
TABLEWRITE.ADB
package body TableWriteFunctions is
procedure FillInTransition (
StateInfo: SignalNameValueNodePtr;
NextState : in WideStringPtr;
ConditionsList ConditionalNodePtr;
StateVariablelist: StateVariableptr ) is
Temp2 : NextStateNodePtr := null;
Temp : Row__Ptr;
InputList__Ptr : ConditionalNodePtr;
Temp1 StateVariablePtr;
Temp3 : NextStateNodePtr := null;
begin
Temp1 := StateVariableList;
loop
if (Tempi = null) then
Ada.TextIo.PutLine("ERROR: Fill. IN transit.ion: NO
CORRESPONDING STATE VARIABLE FOUND!");
return;
end if;
exit when
Compare Words (WideStringTo_String (Templ.SIgnalName.all, 1),
WideStringToString(State info.SIgnal name.all,1));
Tempi :=Templ.next;
end loop;
Temp := Templ.truth table;
loop
exit when Temp = null;
if
(Compare Words (WideStringTo_String (Temp.PresentState.all, 1),
WideString_To_String (Stateinfo.Signalvalue.all, 1))) then
Temp2 := new NextStateNode;
121
Temp2.NextStateName := NextState;
Temp2.Conditions := ConditionsList;
-- ConditionsList := null;
-- Temp2.priority := state info.priority;
Temp.GlobalPriorityCounter :=
Temp.GlobalPriorityCounter + 1;
Temp2.Priority := Temp.GlobalPriorityCounter;
Temp2.Next := null;
Temp3 := Temp.NextStateHeadPtr;
if(Temp3 = null) then
Temp.NextStateHeadPtr := Temp2;
else
loop
exit when Temp3.Next = null;
Temp3 := Temp3.Next;
end loop;
Temp3.Next := Temp2;
end if;
end if;
Temp := Temp.Next;
end loop;
end FillInTransition;
procedure FillInOutputValue (
StateInfo: SignalNameValueNodePtr;
Output Name in WideString_Ptr;
Output Value : in WideString_Ptr;
ConditionsList : ConditionalNodePtr;
StateVariablelist: StateVariableptr ) is
Temp2 : OutputValueNodePtr;
Temp : RowPtr;
InputListPtr : ConditionalNodePtr;
Templ : OutputColumnPtr;
Temp3 : State_VariablePtr;
begin
Temp3 := StateVariableList;
loop
if (Temp3 = null) then
Ada.TextIo.PutLine("ERROR: Fill IN transition: NO
CORRESPONDING STATE VARIABLE FOUND!");
return;
end if;
exit when
(Compare Words (WideStringTo_String (Temp3 .SignalName.All, 1),
WideStringToString(StateInfo.SIgnal name.All,1)));
Temp3 :=Temp3.next;
end loop;
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Temp := Temp3.truthtable;
loop
exit when Temp = null;
if
(Compare Words(WideString_To_String(Temp.PresentState.All,1),
WideStringToString(State Info.SIgnal value.All,1))) then
Temp1 := Temp.OutputColumnListPtr;
loop
exit when Temp1 = null;
if
(Compare Words (Wide_StringToString (Temp. Outputname.All, 1),
WideStringToString(Outputname.All,l))) then
Temp2 := new OutputValueNode;
Temp2.Input_Combinations := ConditionsList;
we can do this, because this copy of conditionalList will no be
used-- anywhere else -- processstatement makes a separate copy
Temp2.Output Value := OutputValue;
Temp2.next := Templ.OutputValueListHeadPtr;
Templ.OutputValueList HeadPtr := Temp2;
end if;
Temp1 := Templ.Next;
end loop;
end if;
Temp := Temp.next;
end loop;
end FillInOutputValue;
procedure FillInSignalValue (
StateInfo: SignalNameValueNodePtr;
Signal Name : in WideString_Ptr;
Signal Value : in WideString_Ptr;
ConditionsList : ConditionalNodePtr;
StateVariablelist: StateVariableptr) is
Temp2 : SignalValueNodePtr;
Temp : RowPtr;
Input List Ptr : ConditionalNodePtr;
Temp1 : SignalColumnPtr;
Temp3 : StateVariablePtr;
begin
Temp3 := StateVariableList;
loop
if (Temp3 = null) then
Ada.TextIo.PutLine("ERROR: Fill IN transition: NO
CORRESPONDING STATE VARIABLE FOUND!");
return;
end if;
exit when
(Compare Words(Wide String_To_String(Temp3.SignalName.All,1),
WideStringToString(StateInfo.SIgnal-name.All,1)));
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Temp3 :=Temp3.next;
end loop;
Temp := Temp3.truthtable;
loop
exit when Temp = null;
if
(CompareWords(WideString_To_String(Temp.PresentState.All,1),
WideString_To_String(StateInfo.SIgnal value.All,1))) then
Templ := Temp.SignalColumnListPtr;
loop
exit when Templ = null;
if
(Compare Words(Wide StringToString(Temp1.Signalname.All,1),
WideStringTo_String(Signalname.All,1))) then
Temp2 := new SignalValueNode;
Temp2.Input_Combinations := ConditionsList;
-- we can do this, because this copy of conditionalList will no be
used anywhere else . processstatement makes a separate copy
Temp2.SignalValue := SignalValue;
Temp2.next := Templ.SignalValueListHeadPtr;
Templ.SignalValueListHeadPtr := Temp2;
end if;
Templ := Templ.Next;
end loop;
end if;
Temp := Temp.next;
end loop;
end FillInSignalValue;
TRUTHTABLEGRAPHER.ADB
package body TruthTable_Grapher is
procedure Grapher (State-list : in out State-variable-ptr) is
res : String( 1 .. 10 );
Temp : Integer;
N1 : Node;
Var : wide-string_ptr;
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Temp1 : RowPtr;
Temp2 : NextStateNodePtr;
Temp6 : Statevariableptr;
flag : boolean;
begin
Nnodes 1;
Nedges 1;
flag := true;
Ada.Numerics.FloatRandom.Reset(Seed);
Temp6 State-list;
loop
exit when Temp6 = null;
Tempt := Temp6.truthtable;
loop
exit when Tempt = null;
if(temp6.startstate = null) then
Temp := Addnode(Templ.PresentState);
elsif(Compare_Words(WideStringToString(temp6.startstate.all,1),Wide
_StringToString(templ.presentstate.all,1))) then
Temp Addnode(Templ.PresentState,null,false,false,True);
else
Temp := Addnode(Templ.PresentState);
end if;
Tempt := Templ.next;
end loop;
Temp1 := Temp6.truthtable;
loop
exit when Tempt = null;
Temp2 := Templ.NextStateHeadPtr;
loop
exit when Temp2 = null;
Addedge
(Templ.PresentState,Temp2.NextStateName,Double(600));
Temp2 := Temp2.next;
end loop;
Tempt := Templ.next;
end loop;
Temp6 := Temp6.next;
end loop;
if (flag) then
for I in 1..Nnodes-1 loop
Put (Nodes (I) .Name. all1&"1:"1) ;
Put(float(Nodes(i).x));
var := new WideString'(" ");PutLine(Var.all);
Put(float(Nodes(i).y));
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var := new WideString'(" ");put_Line(var.all);
end loop;
end if;
Relax(seed);
if (flag) then
for I in 1..Nnodes-1 loop
Put(Nodes(I).Name.all&":");
Put (float (Nodes (i) .x));
var := new WideString' ("
Put (float (Nodes (i) .y));
Var := new WideString' ("
end loop;
end if;
Temp6 Statelist;
loop
-- exit when Temp6 = null;
Temp1 := Temp6.truthtable;
loop
");PutLine(Var.all);
");PutLine(Var.all);
exit when Temp1 = null;
FindLocation(Templ.PresentState,Templ.LocationX,Templ.LocationY);
templ := templ.next;
end loop;
temp6 := temp6.next;
-- end loop;
ada.TextIO.PutLine("GRAPGHING OPTIMIZER DONE");
end Grapher;
GRAPHING4 .ADB
" The code below was written by Carl Nehme at the dept of
Aeronautics and Astronautics at MIT
" Copyright * 2004
" The code is a modified version of the Spring Embedder
Algorithm and the original source code was taken from
* Copyright (c) 1994-1996 Sun Microsystems, Inc. All Rights Reserved.
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* @modi fied 96/04/24 Jim Hagen : changed stressColor
* Permission to use, copy, modify, and distribute this software
* and its documentation for NON-COMMERCIAL or COMMERCIAL purposes and
* without fee is hereby granted.
* Please refer to the file http://java.sun.com/copy trademarks.html
* for further important copyright and trademark information and to
* http://java.sun.com/licensing.html for further important licensing
* information for the Java (tm) Technology.
*
* SUN MAKES NO REPRESENTATIONS OR WARRANTIES ABOUT THE SUITABILITY OF
* THE SOFTWARE, EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
* PARTICULAR PURPOSE, OR NON-INFRINGEMENT. SUN SHALL NOT BE LIABLE FOR
* ANY DAMAGES SUFFERED BY LICENSEE AS A RESULT OF USING, MODIFYING OR
* DISTRIBUTING THIS SOFTWARE OR ITS DERIVATIVES.
* The code is used to the visual appearance of a graph by
minimizing edge crossings
" The nodes are repositioned in such a way that there is very
few edges crossing
package body graphing4 is
function Itos (I : integer ) return String is
Res : String (1 .. 40);
J : Integer;
begin
Put(Res, I);
J:= Res'Last; -- Find end of the stup i.d leading spaces.
loop
exit when J < Res'First;
exit when Res(J) = ;
J := J - 1;
end loop;
return Res(J + 1 .. Res'Last);
end Itos;
function ftos (f : float ) return String is
Res : String (1 .. 40);
J : Integer;
begin
Put(Res, f);
J := Res'Last; -- Find end of the stupid leading spaces.
loop
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exit when J < Res'First;
exit when Res(J) =
J := J - 1;
end loop;
return Res(J + 1 .. Res'Last);
end ftos;
function Addnode (Name in WideStringPtr; Invariant
widestringptr:= null; Urgent : boolean := false; Committed
boolean := false; Initial : boolean := false) return integer is
N : Node;
begin
if (Initial) then
N.X := 30.0;
n.dx double(0);
N.Y 30.0;
n.dy := double(0);
else
N.X Double(10) +
Double(380)*Double(Ada.Numerics.FloatRandom.Random(Seed));
n.dx := double(0);
N.Y double(10) +
double(380)*double(Ada.Numerics.FloatRandom.Random(seed));
N.Dy Double(0);
end if;
N.Name Name;
N.Initial Initial;
N.urgent Urgent;
N.Committed Committed;
N.Invariant Invariant;
Nodes(Nnodes) := N;
nnodes := nnodes + 1;
return nnodes;
end addNode;
function findNode (Name : in WideStringPtr) return integer is
Var : wideStringptr;
begin
for I in 1..Nnodes-1 loop
if (Nodes(I).Name.all = Name.all) then
return I;
end if;
end loop;
return -1;
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end findNode;
procedure addEdge (from : in WideString_Ptr;
To : in WideStringPtr;
len : double ) is
e : Edge;
begin
E.From := Findnode(From);
if (E.From = -1) then
Putline("Node not found:
"&WideStringToString(From.All,1));
return;
end if;
E.To := Findnode(To);
if (E.to = -1) then
Putline("Node not found:
"&WideStringToString(to.All,1));
return;
end if;
e.len := len;
edges(nedges) e;
nedges := nedges + 1;
end addEdge;
procedure relax (seed in Ada.Numerics.FloatRandom.Generator) is
E Edge;
Vx double;
Vy : double;
Len : double;
F : double;
Dx : double;
Dy : Double;
n : node;
N1 : Node;
N2 : Node;
Dlen : double;
M: Float;
Cl: Double 2.0;
C2: Double 1.0;
C3: Double := 2.0;
C4: Double := 0.1;
Iterations: integer := 3000;
RepulsiveForce : Double;
begin
for u in 1..4 loop
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if(U = 2) then
C3 := 500.0;
end if;
if(U = 3) then
C3 := 4000.0;
end if;
if(U = 4) then
C3 8000.0;
end if;
if(U = 5) then
C3 := 100000.0;
end if;
for K in 1..Iterations loop
for I in 1..Nnodes-1 loop
N1 Nodes(I);
Dx double(0);
Dy double(0);
for J in I+1..Nnodes-1 loop
N2 Nodes(J);
Vx := N2.X - N1.X;
Vy N2.Y - N1.Y;
Len Vx * Vx + Vy * Vy;
if (Len = double(0)) then
len 1.0;
end if;
Dlen := Sqrt(len);
Repulsive Force := C3/Len;
Nodes(I).Dx := Nodes(I).Dx - RepulsiveForce*Vx/Dlen;
Nodes(I).Dy := Nodes(I).Dy - RepulsiveForce*Vy/Dlen;
Nodes(J).Dx := Nodes(J).Dx + RepulsiveForce*Vx/Dlen;
Nodes(J).Dy := Nodes(J).Dy + RepulsiveForce*Vy/Dlen;
end loop;
end loop;
for I in 1..Nedges-1 loop
E Edges(I);
Vx Nodes(E.To).X - Nodes(E.From).X;
Vy Nodes(E.To).Y - Nodes(E.From).Y;
Len Vx * Vx + Vy * Vy;
if (Len = double(0)) then
len := 1.0;
end if;
dlen := sqrt(len);
F (Cl*Log(dlen/c2)) / log(10.0)
Dx (F * Vx)/DLEN;
Dy (F * VY)/DLEN;
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Nodes(E.To).Dx Nodes(E.To).Dx - Dx;
Nodes(E.To).Dy Nodes(E.To).Dy - Dy;
Nodes(E.From).Dx Nodes(E.From).Dx + Dx;
Nodes(E.From).Dy Nodes(E.From).Dy + Dy;
end loop;
for I in 1..Nnodes-1 loop
if(not Nodes(I).initial) then
Nodes(I).X := double'max(Nodes(I).X +
C4*Nodes(I).Dx,50.0);
Nodes(I).Y := double'max(Nodes(I).Y +
C4*Nodes(I).Dy,50.0);
end if;
Nodes(I).Dx 0.0;
Nodes(I).Dy 0.0;
end loop;
end loop;
end loop;
end relax;
procedure Find location(name : wide string ptr; X out integer; Y
out integer) is
N1 : Node;
begin
for I in 1..Nnodes-1 loop
N1 := Nodes(I);
if ((Nl.Name.All = Name.All)) then
X Integer(N1.X);
Y integer(Nl.Y);
return;
end if;
end loop;
end Findlocation;
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PARSER_ADVANCED6 .ADB
-- comment: when comparing wide_strLng poi-nters for equality, one needs
to use the ".all" extension after the name of the wide-string pointer
to get
-- a proper comparison, ADA will allow the compari.son of widestring
pointers without the use of the ".all" extension, however this will
give an erroneous result
-- when copying data structures, a simple assignment statement suffices,
no expl icit copying of individual componenents needed
with Ada.Characters;
use Ada.Characters;
with Ada.SequentialIo;
use Ada;
with Ada.IntegerTextIo;
use Ada.IntegerTextIo;
with Ada.Numerics.FloatRandom;
use Ada.Numerics.FloatRandom;
with Ada.Numerics.Aux;
use Ada.Numerics.Aux;
with Ada.Numerics.GenericElementaryFunctions;
with Ada.Strings.Wide Fixed;
use Ada.Strings.WideFixed;
with Ada.Strings.WideUnbounded;
use Ada.Strings.WideUnbounded;
with Ada.Strings.Unbounded;
use Ada.Strings.Unbounded;
with Ada.WideTextIo;
use Ada.Wide Text Io;
with Ada.FloatTextIo;
use Ada.FloatTextIo;
with Ada.TextIo;
use Ada.TextIo;
with System.WchWts;
use System.WchWts;
with Ada.Characters.Handling; use Ada.Characters.Handling;
--with gtk.main, gtk.window;
--package my-float is new ada.textio(float );
-- import of other packages written for the purpose of this program
with parser_types; use parserTypes;
with ParsingFunctions; use ParsingFunctions;
with outputfunctions; use output-functions;
with TableSetupFunctions; use TableSetup_Functions;
with tableWriteFunctions; use tableWriteFunctions;
with graphing4; use graphing4;
with conditionallisthandlers; use conditionallisthandlers;
with statementhandlers; use statementhandlers;
with truthtablegrapher; use truth tablegrapher;
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procedure Parser is
FileName : unboundedstring;
OutputFileName : constant String "out .xm1";
Template : constant String "template.xml";
Header1 : constant String ="<?xml
version=""1. 0"" encoding=""UTF-8""?>< !DOCTYPE nta PUBLIC ""-//Uppaal
Team//DTD Flat System 1.0//EN""
""http://w-ww.docs.uu.se/docs/rtmv/uppaal/xml/flat-l_0.dtd"">";
Header2 constant String
"<nta><declaration>";
Header2_1 : constant String
"</declaration>";
Header3 : constant String ="<template>";
Header4 : constant String ="<parameter
x="
1176"" y=""16" ">const pid</parameter><declaration>";
Header5 : constant String "int
clI k.;</dec la rat i on>";
Footerl : constant String :"</template>";
Footer2 : constant String
"<instantiation>";
Footer3 : constant String
"</instant i ation><system>system ";
Footer4 constant String
"</system></nta>";
Input Ada.TextIo.File Type;
Output Ada.TextIo.FileType;
Word Lines;
WordLength Integer;
Eof Boolean;
Tab Character Character'Val
(9);
zoomfactor float;
InputListHead _Ptr : InputListNodePtr null;
OutputListHeadPtr : OutputListNodePtr null;
InputList Length : Integer;
SignalList : SignalListNodePtr null;
signalflag : boolean false;
outputFlag : Boolean False;
function Find State Variable
State__variablelist StatevariablePtr;
StatevariableName Wide StringPtr
return State variablePtr;
-- UNUSED!!!!
procedure COPYInputCombinationsList (
InputList : in InputValueNodePtr;
InputListPtr : out InputValueNodePtr ) is
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Temp : InputValueNodePtr;
Temp1 : Input_ValueNodePtr;
Temp2 : InputValueNodePtr;
begin
Temp2 :=null;
Temp Input_List;
loop
exit when Temp = null;
Templ := new InputValueNode;
Templ.InputName := Temp.InputName;
Templ.InputValue Temp.Input Value;
Templ.Next := Temp2;
Temp2 := Templ;
Temp := Temp.Next;
end loop;
InputListPtr := Temp2;
end COPYInputCombinationsList;
procedure IgnoreSpaces (
Eof out Boolean ) is
C Character;
Endofline Boolean False;
begin
Eof := False;
loop
if EndOfFile(Input) then
Eof := True;
return;
elsif End Of Line(Input) then
SkipLine(Input);
else
LookAhead(Input, C, Endofline);
exit when (C /= ') and (C /= Tab);
Get(Input, C);
end if;
end loop;
end IgnoreSpaces;
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procedure FindLocation (
Rowhead : RowPtr;
StateName : in WideStringPtr;
X out Integer;
Y out Integer ) is
Temp RowPtr null;
begin
Temp RowHead;
loop
exit when
CompareWords (WideStringToString(Temp.Present_State.all, 1) ,WideStri
ngToString(State-name.all,l));
Temp := Temp.Next;
if (Temp = null) then
ada.TextIO.PutLine ("ERROR in function FindLocation
State """&WideStringToString (State-name. all, 1) &"" " not f ound when
searching table !");
end if;
end loop;
X Temp.LocationX;
Y Temp.LocationY;
end FindLocation;
function cond equality (
OutputcondList : conditional nodeptr;
conditional-list : conditional nodeptr ) return boolean
is
Temp conditionalnodeptr;
Temp1 conditionalnodeptr;
begin
if (OutputCond List = null) then
return True;
end if;
Temp := output_condlist;
loop
exit when Temp = null;
Tempi := conditional-list;
loop
if (Temp1 = null) then
return False;
end if;
if
(CompareWords(WideString_To_String(Temp.name.all,l),WideString_ToSt
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ring(tempi.name.all,1)) and
CompareWords (Wide_StringTo_String(Temp.value.all, 1) ,WideStringToSt
ring(temp1.value.all,1))) then
exit;
end if;
Templ := Templ.Next;
end loop;
Temp := Temp.Next;
end loop;
Temp := conditionallist;
-- loop
-- exit when Temp = null;
Temp1 := output condlist;
loop
if (Temp1 = null) then
-- return False;
-- end if;
-- if
(Compare Words (WideStringTo_String(Temp.name.all, 1) ,WideStringToSt
ring(temp1.name.all,l)) and
CompareWords (Wide_StringToString(Temp.value.all, 1) ,WideStringToSt
ring(templ.value.all,l))) then
exit;
-- end if;
Temp1 := Templ.Next;
-- end loop;
Temp := Temp.Next;
end loop;
return true;
end cond equality;
procedure Findoutput (
OutputValueListHeadPtr : Output ValueNodePtr;
ConditionalList : ConditionalNodePtr;
OutputValueList: in out OutputValueNodePtr;
temp widestring: out widestringptr) is
Temp : outputvaluenodeptr;
TempList : ConditionalNodePtr;
output valueptr : output value nodeptr;
begin
temp widestring := null;
Temp := outputvaluelist-head_ptr;
loop
exit when Temp = null;
if (temp.output value /= null) then
if (condequality(Temp.inputCombinations,conditional list))
then
tempwidestring := Temp.OutputValue;
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else
CopyConditionalList
(temp.inputcombinations,templist);
OutputValueptr := new OutputValueNode;
OutputValue Ptr.Input_Combinations := Temp_List;
Output_ValuePtr.output value := Temp.output value;
Output Value Ptr.Next := Output Value List;
OutputValueList := OutputValuePtr;
end if;
end if;
Temp := Temp.Next;
end loop;
end Find-output;
procedure Findsignal (
signalValueListHeadPtr : signal Value NodePtr;
ConditionalList ConditionalNodePtr;
signalValueList: in out signalValueNodePtr;
temp widestring: out widestringptr) is
Temp : signalvalue_nodeptr;
TempList : ConditionalNodePtr;
signal valueptr : signal value nodeptr;
begin
temp wide string := null;
Temp := signalvaluelistheadptr;
loop
exit when Temp = null;
if (Temp.Signal Value /= null) then
if (cond-equality(Temp.inputCombinations,conditionallist))
then
TempWideString := Temp.SignalValue;
else
CopyConditionalList
(temp.input combinations,templist);
signal_Valueptr := new signalValueNode;
signalValuePtr.Input_Combinations := TempList;
signalValue Ptr.signalvalue := Temp.signal value;
signal_ValuePtr.Next := signal_ValueList;
signalValue List := signalValuePtr;
end if;
end if;
Temp := Temp.Next;
end loop;
end Findsignal;
procedure CalculateLocation (
X : in Integer;
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X1 : in Integer;
Y : in Integer;
Y1 : in Integer;
X_Coord : out Integer;
Y_Coord : out Integer ) is
begin
if ( X = X1 and Y = Y1) then
X_Coord X ;
Y_Coord Y - 50;
elsif ((X = X1) and (Y < Y1)) then
XCoord :=X;
Y_Coord (Y1-Y)/2 + Y;
elsif ((X < X1) and (Y = Y1)) then
X_Coord (Xl-X)/2 + X;
Y_Coord Y;
elsif (X = X1 and Y > Yl) then
X_Coord X;
Y_Coord (Y-Y1)/2 + Yl;
elsif (X > X1 and Y = Yl) then
X_Coord (X-X1)/2 + X1;
Y_Coord Y;
elsif ((X < Xl) and (Y < Y1)) then
X_Coord := (X1-X)/2 + X;
Y_Coord (Yl-Y)/2 + Y;
elsif ((X < X1) and (Y > Y1)) then
X_Coord := (X1-X)/2 + X;
Y_Coord (Y-Y1)/2 + Y1;
elsif (X > X1 and Y < Yl) then
X_Coord (X-Xl)/2 + X1;
Y_Coord (Yl-Y)/2 + Y;
elsif (X > X1 and Y > Y1) then
X_Coord := (X-Xl)/2 + X1;
Y_Coord (Y-Yl)/2 + Y1;
end if;
end CalculateLocation;
function Addnail (
Truth Table : Rowptr;
PresentState : wideString ptr;
NextStateName: wideStringptr) return boolean is
Temp : Row_ptr;
Templ : NextStateNodePtr;
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begin
if
(Compare Words(WideStringTo_String(Next StateName.all,1),WideString
_ToString(PresentState.all,1))) then
return False;
end if;
temp := truthtable;
loop
exit when Temp = null;
if
(Compare Words(WideString_To_String(NextStateName.all,l),WideString
_ToString(Temp.PresentState.all,1))) then
Templ := Temp.NextStateHeadPtr;
loop
exit when Templ = null;
if
(Compare Words(WideStringTo_String(PresentState.all,1),WideString_T
o_String(Templ.NExtStateName.all,l))) then
return True;
end if;
Templ := Templ.Next;
end loop;
return false;
end if;
Temp := Temp.Next;
end loop;
end AddNail;
procedure FindGuardLocation(
TruthTable : RowPtr;
PresentState : Wide String Ptr;
NextStateName WideStringPtr;
X : Integer;
Y : Integer;
GuardLocationX out Integer;
GuardLocationY out Integer;
NailFlag : out Boolean) is
X_Diff : Integer;
Y_Diff : Integer;
XCoord : Integer;
Y_Coord : Integer;
X_NextState : Integer;
Y_NextState : Integer;
begin
FindLocation(truth table,NextStateName,XNextSTate,YNextSTate);
CalculateLocation(XNextSTate,X,YNextSTate,Y,XCoord,YCoord);
for normal point
XDiff := abs(XNextSTate-X);
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Y_Diff := abs(YNextSTate-Y);
if (Addnail (TruthTable,PresentState,NextStateName)) then
NailFlag := True;
if (WideStringToString(NextStateName.All,l) >
WideString_To_String(PresentState.All,l)) then
GuardLocationX := X_Coord-(YDiff/3);
if(xdiff-Y diff>50) then
GuardLocationY Y_Coord-(XDiff/3);
else
GuardLocationY := Y_Coord;
end if;
else
guard LocationX := XCoord+(YDiff/3);
if(xdiff-Y diff>50) then
guardLocationY Y_Coord+(XDiff/3);
else
GuardLocationY YCoord;
end if;
end if;
else
Nail flag := false;
GuardLocationX := X_Coord;
Guard LocationY YCoord;
end if;
end FindGuardLocation;
function Opposite (Operator: wideStringptr) return String is
begin
if (Compare Words (WideString_To_String(Operator.all, 1) ,"="))
then
return "!=";
elsif (CompareWords(WideStringToString(Operator.all, 1) ,">"))
then
return "&lt;=";
elsif (CompareWords (WideStringToString(Operator.all, 1) ,">="))
then
return "&lt; ";
elsif (CompareWords (WideStringToString(Operator.all, 1) ,"<"))
then
return "&gt;=";
elsif (CompareWords (WideString_ ToString(Operator.all, 1) , "<="))
then
return "&gt;";
end if;
end Opposite;
function LTGTVALUE (Operator: wideStringptr;name:
wideStringptr;value: wideStringptr) return String is
begin
-- if(Operator != Null)
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Put(Output,WideStringTo_String(Name.all,1));
-- Put(Output,WideStringTo_String(value.all,1));
Put (Output, WideString To String (operator. all, 1)) ;
if (CompareWords(WideStringToString(Operator.all,1),"="))
then
return "=;
elsif
(Compare_Words(Wide StringToString(Operator.all,1),">")) then
return "&gt;";
elsif
(CompareWords(Wide StringTo_String(Operator.all,1),">=")) then
return "&gt;=";
elsif
(CompareWords(WideStringTo_String(Operator.all,1),"<")) then
return "&lt;";
elsif
(CompareWords(WideStringToString(Operator.all,1),"<=")) then
return "&lt;=";
elsif
(CompareWords(WideString To_String(Operator.all,1),"/=")) then
return "/=";
end if;
--else
-- return null;
end LTGTVALUE;
procedure FillInFile is
Temp : RowPtr null;
Temp10 : Row Ptr := null;
Temp1 : NextStateNodePtr := null;
Temp2 : Output ColumnPtr null;
Temp3 : OutputValueNodePtr null;
Temp6 : StateVariablePtr;
Counter : Integer := 1;
Increment : Integer 300;
X : Integer 300;
Y : Integer 50;
LabelX : Integer;
LabelY : Integer;
CounterStr : String (1 .. 10);
Temp4 : Conditional NodePtr;
Temp5 : InputValueNode;
outtemp output columnptr;
OutTempl : Output_ColumnPtr;
Out_Temp2 : OutputColumnPtr;
outtemplist : Output_ColumnPtr;
temp widestring : widestringptr;
OutputValueList: OutputValueNodePtr;
Signaltemp : signal_column ptr;
signalTempl : signalColumnPtr;
signalTemp2 signal_ColumnPtr;
signaltemp list : signalColumnPtr;
signalValueList: signalValueNodePtr;
flag : boolean;
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NailFlag : Boolean;
Guardlocation x : integer;
GuardLocationY : Integer;
linelengthflag : integer;
Temp7 : Input_ListNodePtr;
Temp8 : Output_ListNodePtr;
Temp9 : SignalListNodePtr;
begin
Put(Output,Headerl);
Put(Output,Header2);
Temp7 := Input_List_headptr;
loop
exit when Temp7 = null;
Put(Output,WideStringToString(" int
"&Temp7.InputName.all,l)&";1");
Temp7 := Temp7.Next;
end loop;
Temp8 := Output_Listhead-ptr;
loop
exit when Temp8 = null;
Put(Output,WideStringToString(" int
" &Temp8.OutputName.all,l)&";");
Temp8 := Temp8.Next;
end loop;
Temp9 := Signal_List;
loop
exit when Temp9 = null;
flag false;
Temp6 StateVariableList;
loop
exit when (Temp6 = null);
if
(CompareWords(Wide StringTo_String(Temp6.Signalname.all,1),WideStri
ngToString(Temp9.SignalName.all,1))) then
flag := true;
end if;
Temp6 := Temp6.next;
end loop;
if (not (Flag)) then
Put(Output,Wide StringToString(" int
"&Temp9.SignalName.all,l)&"; ");
end if;
Temp9 := Temp9.Next;
end loop;
Put(Output,Header2_1);
Temp6 := StateVariableList;
loop
exit when (Temp6 = null);
Temp := Temp6.truthtable;
Put(Output,Header3);
Put (Output, "<name x=" "32 " "
y=" "16 "">"&WideStringToString (Temp6. SignalNAme. all, 1) & </name>);
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Put(Output,Header4);
-- put local variables here
Put(Output,Header5);
grapher(Temp6);
Temp10 := Temp6.TruthTable;
loop
exit when Temp10 = null;
TemplO.LocationX :=
Integer(Double(TemplO.LocationX)*double(zoomfactor));
TemplO.LocationY :=
Integer(Double(TemplO.LocationY)*double(zoomfactor));
Temp10 := TemplO.Next;
end loop;
loop
exit when Temp = null;
X Temp.LocationX;
Y Temp.LocationY;
LabelX X + 20;
LabelY Y - 20;
--- PUTTING STATE NAME
Put(Output,"<location
id=""id _"&WideStringToString(Temp6.SignalName.All,1)&"_ "&WideStrin
g_ToString (Temp . PresentState . All, 1) &I "fi ""x= " " "&Itos (X &I"'"l"
Y= " "&Itos (Y) &" " ">") ;
Put (Output, "<name x=" " "&Itos (LabelX) &" ""
y=" " "y&Itos (Label_-Y) &" ""1>"1);
Put(Output,Wide StringToString(Temp.PresentState.all,1));
Put (Output, "</name></location>");
Temp := Temp.Next;
end loop;
if (Temp6.startState /= null) then
Put(Output,"<init
ref=""id "&WideStringToString(Temp6.SignalName.All,1)&"- "&WideStri
ngToString(Temp6.StartState.All,l)&"""/>");
end if;
Temp := Temp6.truthtable;
loop
exit when Temp = null;
X Temp.LocationX;
Y Temp.LocationY;
--- PUTTING ARROWS TO NEXT STATE
Temp1 := Temp.NextStateHeadPtr;
OutTemp := Temp.OutputColumnListPtr;
SignalTemp := Temp.Signal_ColumnListPtr;
loop
exit when Temp1 = null;
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Put(Output,1"<transition>");
Put(Output,"<source
ref="id "&WideStringToString(Temp6.Signalname.all,1)&" "&WideStri
ngToString(Temp.PresentState.all,1)&i""/>");
Put(Output,"<target
ref=""id "&WideStringToString(Temp6.Signal_name.all, 1) &"_"&Wide Stri
ngToString(Templ.NextStateName.all,1)&"""/>");
Ada.TextIo.PutLine("GOING TO LOOK FOR
"""&WideStringToString(Templ.NextStateName.All,1) &'"" in state
Table for "" "&WideStringToString(Temp6.signal-name.all, 1) &"""");
--- PUTTING GUARD ON ARROW
FindGuardLocation(Temp6.truthtable,Temp.presentState,Templ.nextsta
tename,X,Y,GuardLocationX,GuardLocationY,nailflag);
Put (Output, "<label kind=" "guard" "
x=" F""&Itos (GuardLocationX) &""" y=" " "&Itos (GuardLocationY) &" "">");
if(templ.priority > 1 or ((Temp1.priority = 1) and
(templ.next /= null))) then
-- Put(Output,"--"&Itos(Templ.Priority)&"--");
-- end if;
Flag True;
Temp4 Templ.Conditions;
loop
exit when Temp4 = null;
if (Temp4.Name.All(l) /= '*') then
if(Flag) then
Flag := False;
else
Put (Output,", ");
end if;
Put(Output,WideStringToString(Temp4.Name.all,1)&LTGTVALUE(Temp4.Op
erator,Temp4.name,Temp4.value)&WideStringToString(Temp4.Value.all,1)
else
if(Flag) then
Flag := False;
else
Put (Output,", ")
end if;
Put(Output,Wide_StringToString(Temp4.Name.all (2. .temp4.name'length) 1
)&Opposite(Temp4.Operator)&WideStringToString(Temp4.Value.all,1));
end if;
Temp4 := Temp4.Next;
end loop;
Put(Output,1"</label>");
if(NailFlag) then
Ada.TextIo.PutLine(WideStringToString(Temp.PresentState.All,1)&">
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"&Itos (X) &" : "&Itos (Y) &"
"&Wide_StringToString(Templ.NextStateName.All,1)&'>");
Ada.TextIo.PutLine(WideStringTo_String(Temp.PresentState.All,1)&"&
"&WideStringToString(Templ.NextStateName.All,1) &">");
Put (Output, "<nail x="""&Itos (GuardlocationX) &" ""
y=" ""&Itos(Guard locationY)& "I"" />");
end if;
if(OutputFlag) then
Put(Output,"<label kind=""assignment""
x=" ""&Itos (GuardLocation_X) &""" y= """&Itos (GuardLocationY+25) &""">");
Out_Tempi := OutTemp;
Out_TempList := null;
Flag := True;
linelengthflag := 0;
loop
exit when OutTempl = null;
output value-list := null;
Find Output
(OutTempl.Output ValueListHeadPtr,templ.conditions,outputvalue lis
t,tempwideString);
if (TempWide_String /= null) then
if(Flag) then
Flag := False;
else
Put(Output,", ");
end if;
Put(Output,WideStringToString(OutTempl.OutputName.All,1)&":=
"&WideStringToString(TempWideString.All,1));
else
if (output valuelist /= null) then
out-temp2 := new outputcolumn;
OutTemp2.Output Name := OutTemp1.OutputName;
OutTemp2.OutputValueListHeadPtr
OutputValueList;
Out_Temp2.Next Out TempList;
OutTempList := OutTemp2;
end if;
end if;
OutTempl := Out_Templ.Next;
end loop;
-- Put(Output,"</label>");
end if;
if(SignalFlag) then
-- Put(Output,"<label kind=""synchronisation""
x="" " &Itos(GuardLocationX) &" " " y=f" "" &Itos (GuardLocationY+50) & " " ">" )
Signal_Templ := Signal_Temp;
Signaltemplist null;
Flag := True;
line_length_flag := 0;
loop
exit when SignalTempl = null;
SignalValueList := null;
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Find SIgnal
(SignalTempl.SignalValueListHeadPtr,templ.conditions,Signal value_
list,tempwideString);
if (TempWide_String /= null) then
if(Flag) then
Flag := False;
else
Put(Output,", ");
end if;
Put(Output,WideStringToString(SignalTemp1.SignalName.All,1)&":=
"&WideStringToString(TempWideString.All,l) &" ");
else
if (Signal valuelist /= null) then
Signal temp2 := new Signal-column;
SignalTemp2.signalName
SignalTempl.SignalName;
SIgnalTemp2.signalValueListHeadPtr
SignalValueList;
SignalTemp2.Next SignalTempList;
SignalTempList SignalTemp2;
end if;
end if;
SignalTempl := SignalTempl.Next;
end loop;
Put(Output,"</label>");
end if;
Put(Output,1</transition>");
Temp1 := Templ.Next;
end loop;
if (outtemplist /= null) then
Put(Output,"<transition>");
-- Put(Output,"<source
ref=v""Ld_ &WideString_To_String(Temp6.Signal _name.all,1)&" "&WideStri
ngToString(Temp.PresentState.all,l)&"I/>");
Put(Output,"<target
ref=""eid "&WideStringToString (Temp6.Signal_name.all, 1) &"_"&WideStri
ngToString(Temp.PresentState.all,1)&"!""/>");
CalculateLocation(Temp.LocationX,Temp.Location_X,Temp.Location_Y,Temp
.LocationY,XCoord,YCoord);
Put(Output,"<label kind=" "guard""
x="""&Itos (XCoord) & "" " y=" " "&Itos (YCoord) & " " >,")
-- Out Templ := Out_Templist;
-- loop
-- exit when Out_Temp1 = null;
- Output Value List :
Out_Templ.OutputValueListHeadPtr;
-- loop
-- exit when output valuelist = null;
Putline(Output,Wide String_To_String(Out_Templ.OutputName.All,1)&"="&
WideStringToString(outputvalue_list.output-value.All,1) &" ");
146
--. OutputValueList := OutputValueList.Next;
-- end loop;
OutTempl := Out_Temp1..Next;
end loop;
-- Put(Output,1</label>");
Put(Output,1"</transition>");
end if;
Temp := Temp.Next;
end loop;
Put (Output, Footerl);
Temp6 :=Temp6.next;
end loop;
Put (Output, Footer2);
Temp6 := StateVariableList;
loop
exit when (Temp6 = null);
Put(Output,WideStringToString(Temp6.SignalName.all,1)&"l:=
"&WideStringToString(Temp6.SignalName.all,l)&"(I);");
Temp6 := Temp6.Next;
end loop;
Put(Output,Footer3);
Temp6 := StateVariableList;
loop
Put(Output,WideStringToString(Temp6.SignalName.all,1)&"l");
Temp6 := Temp6.Next;
exit when (Temp6 = null);
Put (Output, ",");
end loop;
Put(Output, ";");
Put(Output,Footer4);
end FillInFile;
procedure SetInitialState(StateVariableName : WideString Ptr)
is
temp int : integer;
firstword : wideStringptr;
S_Type StatementType;
value widestringptr;
Temp : StatevariablePtr;
begin
if(StateVariableName = null) then
Ada.TextIo.PutLine("Reset state cannot be found for a null
state!");
return;
end if;
Ada.TextIo.PutLine("Set initialState:
"&WideStringToString(StateVariableName.All,1));
Reset(Input, InFile);
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loop
FirstWord := NextWord(Input,' ');
if (FirstWord = null) then
ada.TextIO.PutLine("NO INITIAL STATE FOUND FOR:
"&WideStringToString(StateVariableName.All,1));
return;
end if;
if
(Compare_Words(Wide StringTo_String(FirstWord.all,1), "CASE")) then
findendfor(Input,"case");
elsif(Compare_Words(WideStringToString(FirstWord.All,1),"IF")) then
temp_int := FindNextMatchingWord(Input,"THEN");
elsif(CompareWords(WideStringToString(FirstWord.all,1),"ELSIF"))
then
temp_int := FindNextMatchingWord(Input,"THEN");
elsif(CompareWords(WideStringToString(FirstWord.all,1),"ELSE"))
then
temp_int := FindNextMatchingWord(Input,"THEN");
elsif(Compare_Words(WideStringToString(FirstWord.All,1),"END"))
then
Getuntil(Input,';',word,word_length,eof);
else
Getuntil(Input,';',word,word_length,eof);
Value := new
WideString'(characters.handling.ToWideString(Word(l..WordLength)));
we are getting assignment Value
if(Compare Words(WideStringToString(firstword.all,1),WideStringTo
_String(statevariablename.all,1))) then
Ada.TextIo.PutLine("FOUND INITIAL,
"&WideStringToString(FirstWord.All,1)&" =
"&WideStringToString(Value.All,1));
Temp := FindStateVariable
(StateVariableList,StateVariableName);
Temp.start state := value;
return;
end if;
end if;
end loop;
end SetInitialState;
procedure AddStateVariableTo_EquivalencyList(
StateVariablel : WideString_Ptr;
StateVariable2 : WideStringPtr) is
Temp : SignalEquivalencyList_Ptr;
begin
Temp new SignalEquivalencyList;
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Temp.Signal Name := StateVariablel;
Temp.equivalent Signal := Statevariable2;
Temp.next := State Equivalency-list;
StateEquivalencyList := Temp;
end Addstatevariable_ToEquivalencylist;
procedure FindEquivalentStates is
temp int : integer;
firstword : wideStringptr;
S_Type StatementType;
value wide stringptr;
Temp StatevariablePtr;
VariableTypel : Conditional_Type;
VariableType2 : Conditional_Type;
begin
Ada.TextIo. PutLine ( "FindEquiva lentStates: ");
Reset(Input, InFile);
loop
FirstWord := NextWord(Input,' ');
if (FirstWord = null) then
return;
end if;
if
(CompareWords(Wide StringTo_String(FirstWord.all,1),"CASE")) then
findendfor(Input,"case");
elsif(Compare_Words(WideStringToString(FirstWord.All,1),"IF")) then
temp_int := FindNextMatchingWord(Input,"THEN");
elsif(CompareWords(WideStringToString(FirstWord.all,1),"ELSIF"))
then
temp_int := FindNextMatchingWord(Input,"THEN");
elsif(CompareWords(WideStringToString(FirstWord.all,1),"ELSE'"))
then
temp_int := FindNextMatchingWord(Input,"THEN");
elsif(Compare_Words(WideStringToString(FirstWord.All,1),"END"))
then
Getuntil(Input,';',word,wordlength,eof);
else
Getuntil(Input,';',word,word_length,eof);
Value := new
WideString'(Characters.Handling.To_WideString(Word(l..WordLength)));
VariableTypel :=
TypeOfConditional(First_Word,SignalList,InputListHeadPtr,Output_L
istHeadPtr);
case VariableTypel is
when StateVariable =>
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Variable_Type2 :=
Type_Of_Conditional(Value,SignalList,InputListHeadPtr,OutputList_H
eadPtr);
case Variable Type2 is
when StateVariable =>
addstatevariable_toEquivalencylist(FirstWord,Value);
when others =>
Ada.TextIo.PutLine(" "1);
end case;
when others =>
Ada.TextIo.PutLine(" ");
end case;
end if;
end loop;
end FindEquivalentStates;
procedure PrintEquivalentStates is
Temp : SignalEquivalencyList_Ptr;
begin
Ada.Text Io.PutLine("Equivalent States: ");
Temp := StateEquivalencyList;
loop
exit when Temp = null;
Ada.TextIo.PutLine("EQUIVALENCY >>
"&WideStringTo String(Temp.SignalName.All,1)&" =
"&WideStringToString(Temp.EquivalentSignal.All,1));
temp := temp.next;
end loop;
end PrintEquivalentStates;
function FindStateVariable (
Statevariablelist StatevariablePtr;
StatevariableName WideStringPtr
return StatevariablePtr is
Temp State variablePtr;
begin
Temp Statevariablelist;
loop
exit when Temp = null;
if(CompareWords(WideStringToString(Temp.SignalName.All,1),WideStr
ingToString(State-variablename.All,l))) then
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return Temp;
end if;
Temp := Temp.Next;
end loop;
Ada.TextIo.PutLine("ERROR: FINDSTATEVARIABLE, STATEVARIABLE
NOT FOUND: "&WideStringToString(statevariable name.All,l));
return null;
end FindStateVariable;
function FindRow (
RowHead : RowPtr;
StateName : WideStringPtr
return RowPtr is
Temp RowPtr;
begin
Temp := RowHead;
loop
exit when Temp = null;
if(Compare Words (Wide_StringToString (Temp.PresentSTate.All, 1) ,WideS
tringToString(Statename.All,l))) then
return Temp;
end if;
Temp := Temp.Next;
end loop;
return null;
end FindRow;
procedure Simple is
-- Window : Gtk.Window.GtkWindow;
begin
Gtk.Main.Init;
Gtk.Window.GtkNew(Window);
-- Gtk.Window.Show(Window);
-- Gtk.Main.Main;
-- end simple;
State WideStringPtr;
Conditionallist : ConditionalNodePtr;
Temp_Int : Integer;
State variable name: widestringptr;
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type listofstates;
type listofstatesptr is access listofstates;
type ListOfStates is
record
StateVariableName : WideStringPtr;
next listofstatesptr;
end record;
ListOfStatesHead : ListOfStatesPtr;
listofstatestempptr : listofStatesptr;
Last : Positive;
begin
ada.Text IO.Put line("VHDL TO FSM TRANSLATOR");
Ada.TextIo.Putline(" ");
ada.TextIO.Put("PLEASE ENTER FILE NAME TO PROCESS: ");
GetLine(Word,WordLength);
ada.TextIO.PutLine(word(l..word length));
Open(Input, InFile, word(l..word length));
ada.Text IO.Put line(" ");
ada.TextIO.Put("DO YOU WANT TO SEE SIGNAL VALUES? (y/n): ");
GetLine(Word,WordLength);
if(Word(l..WordLength) = "y") then
SignalFlag := True;
end if;
ada.Text IO.Put line(" ");
ada.TextIO.Put("DO YOU WANT TO SEE OUTPUT VALUES? (y/n):
GetLine(Word,WordLength);
if(Word(l..WordLength) = "y") then
OutputFlag := True;
end if;
ada.Text IO.Put line(" ");
ada.TextIO.Put("Zoom Factor?: ");
GetLine(Word,WordLength);
Ada.FloatTextIo.Get(Word(l..Word Length),ZoomFactor,Last);
Ada.FloatTextIo.Put(Float(Double(ZoomFactor)));
InputOutput Variables(Input,InputListHeadPtr,Output ListHeadPtr);
Signals(Input,SignalList);
PrintSignal Names(Signal_List);
PrintOutput Names(Output_ListHeadPtr);
Print InputNames(InputListHeadptr);
- THE CODE BELOW IS THE ONLY ONE WITH ASSUMPTIONS -------
ada.textio.PutLine("FINDING EQUIVALENT STATES");
FIndEQuivalentStates;
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PrintEquivalentStates;
FindWord(Input, "CASE",Eof);
if(Eof) then
Ada.TextIo.PutLine("NO STATE MACHINE FOUND!");
return;
end if;
conditionallist := null;
ProcessCase Statement(Input,null,null,StateVariableName,Signal_List,
Input_ListHeadPtr,OutputListHeadPtr);
ListOfStatesTempPtr := new ListOfStates;
ListOfStatesTempPtr.statevariablename := Statevariable name;
ListOfStatesTempPtr.Next := ListOfStatesHead;
ListOfStatesHead := ListOfStatesTemp_Ptr;
loop
Temp_Int := Find NextMatchingWord (Input, "CASE");
exit when Temp_Int = -1;
ProcessCaseStatement(Input,null,null,StateVariableName,Signal_List,
Input_ListHeadPtr,Output ListHeadPtr);
ListOfStates TempPtr := new ListOfStates;
ListOfStates Temp_Ptr.statevariablename
State-variable name;
ListOfStates Temp_Ptr.Next := ListOfStatesHead;
ListOfStatesHead := ListOfStatesTempPtr;
end loop;
ada.textio.PutLine("FINDING INITIAL STATES");
list of statestempptr := list ofstateshead;
loop
exit when listofstates tempptr = null;
SetInitialState(ListOfStates Temp_Ptr.StateVariableName);
ListOfStatesTempPtr := ListOfStates_Temp Ptr.Next;
end loop;
----- -- ASSUMPTIONS END ABOVE ----- ------------------------------
-- state := new
WideString' (Characters.Handl ing.To WideString ("YO"))
-- NextState := State;
-- PutLine (WideStringToString(state.all,1));
Put Line(WideString_To_String(next state.all,1));
-- State := new
WideString' (Characters.Handling.To_Wide_String ("hey"));
-- PutLine(WideStringTo_String(state.all,1));
-- PutLine(WideStringTo_String(next state.all,1));
-- ppp new WideString' (Characters.Handling.ToWideString("YO"));
-- qqq ppp;
-- PutLine(WideStringTo_String(ppp.all,1));
-- PutLine(WideStringToString(qqq.all,1));
ppp := new
WideString'(Characters.Handling.ToWideString("hey"));
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PutLine(WideString_To_String(ppp.all,l));
-- PutLine(WideString_To_String(qqq.all,l));
PrintTableInfo(StateVariablelist);
Create(Output, OutFile, OutputFile Name);
FillInFile; -- uses data structures to create XML file
Close(Output);
end parser;
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